全球定位系統軟體接收機追蹤迴路演算法設計

Tracking Loop Algorithm Design of GPS Softwarre Receiver

何秉道(Ping-Tao Ho)

指導教授 ： 張帆人

共同指導教授 ： 毛偉龍(Wei-Lung Mao)

國立臺灣大學/電機資訊學院/電機工程學研究所/碩士(2006年)

https://doi.org/10.6342/NTU.2006.10164

摘要

全球定位系統結合分碼多工擷取的技術與三角定位法來判斷接收機的精確位置。其接收機的解調變功能，大多均能夠依賴軟體來完成。本論文概述GPS軟體接收機的主要架構，軟體接收機可以使得系統架構更具有彈性及變通性，因為它只更動軟體程式碼的部份，相對於硬體實現要容易得多。
本研究的目的在於設計及分析追蹤演算法的部份。首先提出來的是軟體化的相關函數訊號處理，藉著特別的乘法與加法的運算處理，可加快訊號處理的速度以降低程式的執行時間。另外，在載波追蹤迴路裡，研究成果包括：迴路鑑別器所需的反正切函數的近似法以及輔助追蹤迴路用來追蹤較大幅度的都卜勒頻率。
除此之外，鎖相位迴路藉著動態變動的增益控制器可得到較好的暫態響應，另外融合並應用換檔演算法，更可使得載波追蹤迴路的鎖定訊號的時間比起傳統鎖相位迴路快了大約26%，最後，利用真實的衛星訊號當作模擬追蹤系統的輸入，以完成驗證工作。

關鍵字

衛星定位 ； 軟體接收機 ； 追蹤迴路 ； 鎖相迴路

並列摘要

GPS system combines CDMA technology and trilateration method to get the precise positions of the receivers. Most function of a GPS receiver could be implemented in software. This thesis outlines the main topics of a GPS software receiver which makes the system highly flexible when different algorithms should be tested.
The main intention here is in design and analysis of the tracking algorithms in GPS software receiver. In the beginning, a software parallel correlation is presented to enhance the speed of signal processing which can reduce the execution time. Also, efforts on the carrier tracking loops are derived including a new ATAN approximation of the carrier loop discriminator and some algorithms applied in the carrier tracking loop to track the larger Doppler frequency offset.
A loop controller design method for digital phase locked loop (DPLL) is presented. DPLL with dynamic gain control technique is implemented such that a better performance of transient response is acquired. Additionally, Gear-shifting algorithm is also applied to make the speed of the carrier tracking much faster in about 26% in comparison with the conventional one. Finally, the thorough system simulations are performed so as to accomplish the job of verification.

並列關鍵字

GPS ； Software Receiver ； Tracking ； PLL

參考文獻

[18] J. M. Ortega, “Numerical Analysis: A Second Course”, New York Academic, 1972.

[5] B. M. Ledvina et al., “Bit-Wise Parallel Algorithms for Efficient Software Correlation Applied to a GPS Software Receiver”, IEEE Transactions on Wireless Communications, Vol.3, NO.5, 2004.

[8] Stephen A. Dyer and Justin S. Dyer, “The Bilinear Transformation”, IEEE Instrumentation & Measurement Magazine, 2000.

[15] Lindsey W. and Chie C., “A Survey of digital Phase Lock Loops”, Proc IEEE 1981; 69; 410-31.

[16] Osborne Holly, “Stability Analysis of an Nth Power Digital Phase Locked Loop -Part I: First Order DPLL”, IEEE Trans. Comm., 1980.