Networks-on-chip (NOC) has been proposed as a promising solution to complex on-chip communication problem. It is used to overcome the communication and the performance bottlenecks of bus based interconnection. NOC architecture consists of a collection of intellectual property (IP) cores interconnected by on-chip routers. Since an application-specific NOC for one SOC design can not be re-applied to another SOC design, it is essential to devise a tool for generating fast and efficient NOC. In this work, we propose a tool that generates application-specific networks-on-chip automatically by giving application description files and connection files. We also design the components of NOC including routers and network interfaces. We focus on a mesh-based topology and packet switching NOC. We present a fast algorithm for mapping cores onto a mesh-based NOC, minimizing the communication delay. Compared with other work, simulation results with two benchmarks make significant savings on communication cost by using our tool. This tool is applied to AES-RS codec and LDPC decoder. All results are verified on Alter'a FPGAs.
為了持續優化網站功能與使用者體驗,本網站將Cookies分析技術用於網站營運、分析和個人化服務之目的。
若您繼續瀏覽本網站,即表示您同意本網站使用Cookies。