- 期刊
AN FPGA-BASED BCI SYSTEM WITH SSVEP AND PHASED CODING TECHNIQUES
摘要
A Field Programmable Gate Array (FPGA) was used to implement a Steady State Visual Evoked Potential (SSVEP) -based Brain Computer Interface (BCI) system with phased coding in this paper. There are several subsystems to be constructed including a visual stimulus penal, Electroencephalograph (EEG) acquisition circuit, EEG signal processor, and Bluetooth module, respectively. Additionally, we implemented a phase-coding circuit for SSVEP by FPGA to extend the control commands for a high-frequency stimuli flickering signal with 20 Hz by different phases (0°, 90°, 180°, and 270°) to relieve subjects' eyes fatigue. Then the Fast Fourier Transformation (FFT), also implemented by FPGA, was used to get the frequency spectrum to find the relative stimulus frequency on EEG signals. A white-colored LED was also used to act as a visual stimulus source to get more performance. From experimental results, the acceptable correct rate can be obtained with a FPGA-based BCI system with SSVEP and phase-coding techniques.
延伸閱讀
- 林俊宏（2014）。Implementation of an FPGA-Based Deskew Technique〔碩士論文，國立臺灣大學〕。華藝線上圖書館。https://doi.org/10.6342/NTU.2014.10183
- 陳俊傑（2011）。An FPGA-based network image display system〔碩士論文，國立臺灣師範大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0021-1610201315251739
- 葉明瑋（2014）。FPGA-based STB Automatic Testing System〔碩士論文，國立臺北科技大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0006-1501201416565900
- 鄭庠澤（2009）。FPGA-Based Implementation of BDCM Sensorless Control〔碩士論文，國立交通大學〕。華藝線上圖書館。https://doi.org/10.6842/NCTU.2009.01153
- 施文暉（2008）。FPGA Power Saving Using Dynamic Partial Reconfiguration Techniques〔碩士論文，國立臺灣大學〕。華藝線上圖書館。https://doi.org/10.6342/NTU.2008.10667