Title

X86平台上EDA工具之耗電與效能量化分析

Translated Titles

Quantifying and Analyzing Power Efficiency and Performance of EDA Tools on X86 Platforms

DOI

10.6842/NCTU.2011.00239

Authors

張普賢

Key Words

電子設計自動化 ; 省電 ; 耗電 ; 效能 ; 分析 ; EDA ; performance ; power consumption ; VTune ; analyze

PublicationName

交通大學資訊科學與工程研究所學位論文

Volume or Term/Year and Month of Publication

2011年

Academic Degree Category

碩士

Advisor

李毅郎

Content Language

英文

Chinese Abstract

隨著智慧型手機與平板電腦的普及,行動裝置的續航力與效能越來越被重視,而其裝置之中的微處理器更是影響其續航力與效能的關鍵。而相對而言,一般使用的個人電腦與工作站雖然效能比較強但在用電效率上就差了許多。而且由於省電微處理器的成熟發展與其針對性,他們每單位瓦特所能得到的效能甚至比其他效能取向的核心更佳。另外就如同其他注重結果的程式一般EDA工具在縮短執行時間的同學希望能取得最好的結果。所以本篇論文我們在比較在不同取向之微處理器上執行EDA工具時平台的行為並使用多核心平行處理的方式來增進省電核心之效能且分析其行為。

English Abstract

Along with the widespread of smart phone and tablet PC, the battery life and performance has been taken much more seriously and its microprocessor is the critical issue that affects the battery power and performance. In contrast, ordinary PC and workstation has worse power efficiency though having better performance. Also, as the maturely development of mobile-class microprocessors, the performance-per-Watt may better than other performance-driven microprocessors as it’s directed against the power issue. On the other hands, like the other result-driven programs, EDA tools pay lots of attention on the final result while trying to shorten its runtime. Therefore, in this thesis we consider running EDA tools on mobile-class microprocessors and other microprocessors to compare and analyze its behaviors and improve its performance by multi-core parallelization.

Topic Category 基礎與應用科學 > 資訊科學
資訊學院 > 資訊科學與工程研究所
Reference
  1. [1] Vijay Janapa Reddi, Benjamin Lee, Trishul Chilimbi, Kushagra Vail, “Web Search Using Mobile Cores: Quantifying and Mitigating the Price of Efficiency.” In ISCA’10.
    連結:
  2. [6] Ke-Ren Dai, Wen-Hao Liu and Yih-Lang Li, “NCTU_GR: Efficient Simulated Evolution Based Rerouting and Congestion-Relaxed Layer Assignment on 3-D Global Routing.” In IEEE Transactions on Very Large Scale Integration Systems (TVLSI).
    連結:
  3. [7] Yih-Lang Li, Xin-Yu Chen, and Zhi-Da Lin, “NEMO: A New Implicit Connection Graph-Based Gridless Router with Multi-layer Planes and Pseudo-tile Propagation.” In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, No. 4, pp. 705-718, Apr. 2007.
    連結:
  4. [2] Intel Corporation. Atom 330 Specification. In http://ark.intel.com/Product.aspx?id
  5. =35641.
  6. [3] Intel Corporation. Core2 Duo E7300 Specification. In http://ark.intel.com/Product.
  7. aspx?id=36463.
  8. [4] Intel Corporation. Xeon 5160 Specification. In http://ark.intel.com/Product.aspx?
  9. id=27219.
  10. [5] Agner Fog, “The Microarchitecture of Intel, AMD and VIA CPUs: An Optimization Guide for Assembly Programmers and Compiler Makers,”
  11. [8] CPU world. http://www.cpu-world.com/CPUs/Xeon/Intel-Xeon%205160%20-%
  12. 20HH80556KJ0804M%20(BX805565160A%20-%20BX805565160P).html.
  13. [9] CPU world. http://www.cpu-world.com/CPUs/Atom/Intel-Atom%20330%20AU8
  14. 0587RE0251M.html.