Design of Low Power and Area Efficient New Reconfigurable FIR Filter using PSM and Shift and Add Method

G. O. Jijina ； V. Ranganathan ； R. Kalavathy

《Research Journal of Applied Sciences, Engineering and Technology》 8卷24期 (2014/12) Pp. 2416-2421

並列摘要

This study presents an architectural approach to the design of Low power and area efficient reconfigurable Finite Impulse Response (FIR) filter. FIR digital filters are used in DSP by the virtue of its, linear phase, fewer finite precision error, stability and efficient implementation. The proposed architectures implemented by using carry save adder, it offer Low power and area reductions and compared to the best existing reconfigurable FIR filter implementations in the literature and the proposed architectures have been implemented and tested on Spartan-3 xc3s200-5pq208 Field-Programmable Gate Array (FPGA) and synthesized.

並列關鍵字

Channelizer ； CSA ； FIR filter ； high speed filter ； reconfigurability