- 學位論文
基於斷言的 2.5GBASE-T 以太網路 UVM 驗證平台之高效設計與實現
Efficient Design and Implementation of an Assertion-Based UVM Verification Platform for 2.5GBASE-T Ethernet
若您是本文的作者，可授權文章由華藝線上圖書館中協助推廣。
摘要
乙太網路為目前區域網路中使用最廣泛的有線電腦網路技術之一，由IEEE組織制定的802.3標準所規範。其速度規格從最初投入市場的10Mbps逐漸發展至目前的1.6Tbps，乙太網路憑藉其高速傳輸能力，積極滿足快速擴展的頻寬需求以應對不斷增加的數據流量的挑戰。在乙太網路複雜的架構中，為了提高整體傳輸質量，其對資料處理採用了各種通訊編碼。隨著晶片和電路的複雜性增加，我們必須確保電路的正確性符合規格要求，因此驗證技術變得不可或缺。 本研究旨在開發一個有效的乙太網路驗證環境，透過對功能性驗證的深入研究，提出了一套針對2.5GBASE-T乙太網路的驗證方法和平台。該方法使用斷言的驗證技術，透過收集覆蓋率來評估驗證的完整性。同時，我們使用SystemVerilog語言建立UVM（Universal Verification Methodology）驗證環境，UVM是一種具有標準化和模組化架構的驗證框架，可以進行模擬和驗證複雜的硬件系統，有助於高效的檢驗乙太網路的功能性並提高覆蓋率。 論文中詳細闡述了測試案例設計流程和乙太網路驗證流程以及針對2.5GBASE-T所設計的UVM驗證平台，透過建構60個斷言和41個測試案例進行模擬，實驗結果顯示覆蓋率達到100%，表明該驗證平台能夠確保以太網路的正常運行，並且符合規範。本研究的貢獻有助於為乙太網路提供可靠性。
並列摘要
Ethernet is one of the most widely used wired computer network technologies in current local area networks, regulated by the IEEE 802.3 standard. Its speed specifications have evolved from the initial 10Mbps to the current 1.6Tbps. With its high-speed transmission capabilities, Ethernet effectively meets the rapidly expanding bandwidth requirements, addressing the challenges of increasing data traffic. To enhance overall transmission quality within Ethernet's complex architecture, various communication encodings are employed for data processing. As chip and circuit complexity increases, verification techniques become indispensable to ensure that circuit correctness meets specification requirements. This paper aims to develop an effective Ethernet verification environment. Through an in-depth study of functional verification, we propose a set of verification methods and platforms for 2.5GBASE-T Ethernet. This approach employs assertion verification technology to evaluate the completeness of verification by collecting coverage data. Additionally, we utilize the SystemVerilog language to establish a UVM (Universal Verification Methodology) verification environment. UVM is a standardized, modular verification framework that can simulate and verify complex hardware systems, thereby helping to efficiently verify Ethernet functionalities and improve coverage. The paper details the test case design processes and Ethernet verification processes, as well as the UVM verification platform designed for 2.5GBASE-T. By constructing 60 assertions and 41 test cases for simulation, the experimental results show a coverage rate of 100%, indicating that the verification platform we established can ensure the Ethernet network operates correctly and meets specifications. The contributions of this research enhance the reliability of Ethernet.
參考文獻
[1] C. R. V. R. Gaurav Tembey, Adriana Dahik, “Navigating the Costly Economics of Chip Making,” Boston Consulting Group, Tech. Rep., 2023. [Online]. Available: https://www.bcg.com/publications/2023/ navigating-the-semiconductor-manufacturing-costs
[2] A. Meyer, Principles of Functional Verification. Newnes, 2003.
[3] H. Foster, “Part 12: The 2022 Wilson Research Group Functional Verification Study,” Siemens, Tech. Rep., 2023. [Online]. Available: https://blogs.sw.siemens.com/verificationhorizons/2023/01/09/part-12-the-2020-wilson-research-group-functional-verification-study-2/
[4] “IEEE Draft Standard for Ethernet,” IEEE P802.3/D3.0, November 2017 (Revision of IEEE Std 802.3-2015), pp. 1–5261, 2017.
[5] N. JAIN, “PAM & Ethernet: A Perfect Match,” 2016. [Online]. Available: https://www.edn.com/pam-ethernet-a-perfect-match/