草稿記憶體使用率動態最佳化之軟硬體整合設計

在現今的嵌入式硬體架構下，為了節省資源的消耗，往往使用草稿記憶體代替架構較為複雜的快取記憶體。然而，如何使軟體能有效率地運用草稿記憶體，已達到最佳的效能，則是一個重要的問題。我們討論了目前對於草稿記憶體的相關應用與研究，了解並且分析它們相關的優缺點後，作為我們研究方向的指標。我們提出了一個結合軟硬體的支援來達成此記憶體的效能最佳化，利用軟體的方式達成動態使用草稿記憶體的目標，並加入硬體補助的方式，來避免純軟體方式所需要導入的額外執行時間及對應的程式修改。

關鍵字

草稿記憶體；嵌入式系統；效能評估；最佳化；硬體設計；快取

並列摘要

In Today's embedded system design architecture, in order to reduce resources consumption, hardware designers sometimes choose Scratchpad Memory instead of Cache. However, the management of the Scratchpad Memory by software is an important issue to get the best memory utilization. We discuss the related techniques on improving Scratchpad Memory usage, and propose an optimization mechanism which dynamically allocates the space in the scratchpad memory required by the application program. We also introduce a hardware assist to reduce the extra overhead needed by pure a software approach.

並列關鍵字

Scratchpad Memory ； embedded system ； performance evaluation ； optimization ； hardware design ； Cache

參考文獻

[4] Yi-Ping, Y., Chingren, L., and Jenq Kuen, L., "Compilers for Leakage Power Reduction", ACM Trans. Des. Autom. Electron. Syst., vol. 11, no. 1, 2006.

[7] Avissar, O., Barua, R., and Stewart, D., "An Optimal Memory Allocation Scheme for Scratch-Pad-Based Embedded Systems", Trans. on Embedded Computing Sys., vol. 1, no. 1, 2002.

[9] Chiou, D., Jain, P., Rudolph, L., and Devadas, S., "Application-Specific Memory Management for Embedded Systems Using Software-Controlled Caches", in Proceedings of the 37th conference on Design automation, 2000

[12] Verma, M., and Marwedel, P., "Overlay Techniques for Scratchpad Memories in Low Power Embedded Processors", Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 14, no. 8, 2006.

[15] Francesco, P., Marchal, P., Atienza, D., Benini, L., Catthoor, F., and Mendias, J.M., "An Integrated Hardware/Software Approach for Run-Time Scratchpad Management", dac, vol. 00, 2004.

國際替代計量

草稿記憶體使用率動態最佳化之軟硬體整合設計

全文下載

主題瀏覽