- 學位論文
適用於未來無線廣域網路的高吞吐量可重組化迴旋渦輪解碼器設計
High-Throughput Reconfigurable Convolutional Turbo Decoder Design for Future Wireless WAN
若您是本文的作者，可授權文章由華藝線上圖書館中協助推廣。
摘要
由於無線設備使用者對於多媒體影音傳輸的需求與日俱增，對於未來的無線廣域網路，如3GPP-LTE與WiMAX系統，都已訂製符合高傳輸速率(100Mbps)的需求。近年來為了增加傳輸的可靠度，這些無線廣域網路系統開始納入更先進的通道碼技術。其中，1993年由Berrou等人所發現的單二元迴旋渦輪碼，已經被證實具有接近向農邊界的解碼效能。接著在1999年，在一時間編解碼兩筆位元的雙二元迴旋渦輪碼被提出，並被認為具有更佳的編碼增益。此兩種形式的渦輪碼已分別為3GPP-LTE系統與WiMAX系統所採用。 此篇論文的主要目標即是設計一套適用於未來無線廣域網路的高吞吐量且可重組化的迴旋渦輪解碼器. 此設計具備下列特色: 1) 針對迴旋渦輪解碼器的兩個主要組成單元：最大事後機率解碼器與交錯器提出新架構來提升吞吐量。2) 利用單二元迴旋渦輪碼與雙二元迴旋渦輪碼演算法上的運算相似性，設計可重組化的最大事後機率解碼器與交錯器以支援此兩種不同形式的迴旋渦輪碼。3) 以3GPP-LTE與WiMAX系統的迴旋渦輪碼規格為設計標的。合成結果證實在少於10%的硬體多於成本下，可使最大事後機率解碼器達到支援兩種迴旋渦輪碼演算法的目標。交錯器則可使用64.2%的硬體成本產生3GPP-LTE與WiMAX系統所要的交錯位置。 最後，將所提出的最大事後機率解碼器與交錯器整合至迴旋渦輪解碼器中。在晶片實現上，所提出的迴旋渦輪解碼器使用TSMC 0.13 μm 1P8M的先進製程來實現，晶片面積為7.02 mm2，且最高可操作的頻率為147 MHz。此解碼器可以支援3GPP-LTE系統與WiMAX系統共34種不同的操作模式，並且可達到260.2 Mbps的最高資料傳輸率，符合未來無線廣域網路的傳輸需求。
並列摘要
With the rapid growth of multimedia service demand, the data-rate requirement will be higher than 100 Mbps for future wireless WAN, such as 3GPP-LTE and WiMAX systems. In recent years, these wireless WAN systems have adopted advanced channel coding schemes in order to increase transmission reliability. Among them, the single-binary convolutional turbo code (SB-CTC) introduced by Berrou et al. in 1993 had been proved to have decoding performance close to the Shannon limit. Then, in 1999, the double-binary CTC (DB-CTC) was proposed to encode/decode two bits per time and yield to better coding gain compared with the SB-CTC. The SB- and DB-CTC schemes have been adopted in 3GPP-LTE and WiMAX systems, respectively. The goal of this thesis is to design a high-throughput reconfigurable CTC decoder that can be used in future wireless WAN systems. The features are 1) propose new architecture for the MAP decoder and interleaver, the two main components of the CTC decoder, to achieve high-throughput requirement, 2) design the reconfigurable MAP decoder and interleaver based on the computational similarity between SB-CTC and DB-CTC decoding algorithms, and 3) target the CTC specification of 3GPP-LTE and WiMAX systems. The synthesis results show that the hardware overhead for the MAP decoder to support both CTC decoding algorithms is less than 10%. And only 64.2% hardware resource is required to generate the interleaved address of both 3GPP-LTE and WiMAX systems. Finally, the proposed MAP decoder and interleaver are embedded into a CTC decoder. By using TSMC 0.13 μm 1P8M CMOS process, the proposed CTC decoder is implemented in a chip at 147 MHz maximum operating frequency with core size of 7.02 mm2. The implemented decoder can support 34-mode CTC decoding for both 3GPP-LTE and WiMAX systems. The maximum throughput rate can achieve 260.2 Mbps which satisfies the data-rate requirement of the future wireless WAN systems.
參考文獻
[2] C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1," in Proc. IEEE Int. Conf. Commun. (ICC), vol.2, 1993, pp. 1064-1070.
[3] C. Berrou and M. Jezequel, "Non-binary convolutional codes for turbo coding," Electron. Lett., vol. 35, pp. 39-40, 1999.
[10] M. Bickerstaff, L. Davis, C. Thomas, D. Garrett, and C. Nicol, "A 24Mb/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), vol.1, 2003, pp. 150-484.
[11] S. Myoung-Cheol and P. In-Cheol, "A programmable turbo decoder for multiple 3G wireless standards," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), vol.1, 2003, pp. 154-484.
[12] J.-H. Kim and I.-C. Park, "A 50Mbps double-binary turbo decoder for WiMAX based on bit-level extrinsic information exchange," in Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC), 2008, pp. 305-308.