- 學位論文
單晶片網路系統探索平台之設計與實做
Design and Implementation of an NOC-centric System Exploration Platform
若您是本文的作者，可授權文章由華藝線上圖書館中協助推廣。
摘要
因為製程進步，單晶片系統(System on Chip)能置入越來越多的計算核心、加速器、智財單元(IP units)等，效能瓶頸漸漸發生在系統的通訊結構上。為了解決此問題，單晶片網路(network on chip)是一個熱門的解決方案。為了從系統角度模擬單晶片網路的設計，有許多單晶片網路模擬器被建立貣來。這篇論文的貢獻，在於提供一個新的單晶片網路模擬器 – Nocsep，意即「單晶片網路為核心的系統探索平台」。它提供三方面的成果：(1)完整的系統框架與多樣的系統元件。從軟體層到硬體層的交通樣式(traffic pattern)藉此被建立貣來。(2)不同抽象層級的元件模型設計。藉此我們能大量重複使用程式碼並加速建構一個新的單晶片網路設計。(3)整合的效能評估環境。這個環境100%相容於SystemC的任意模型設計，所以使用非常有彈性。藉由Nocsep的模擬平台，一個系統被分割成許多層級(layer)、每個層級被化約成許多元件(component)、每個元件都使用多抽象階層(multi-abstraction level)、多遲滯參數(latency parameter)的週期逼近準確模型來描述。因此Nocsep所能支援的NoC模擬的探索空間非常大。這篇論文將說明Nocsep的一切設計與實做細節，並在結尾時展示一些模擬成果。
並列摘要
As the traffic load increases, System-on-Chip faces the performance bottleneck in the communication architecture. Network-on-chip is a popular solution. It uses many inventions from wide-area networks and on-board multi-processor communication structures, and shrinks their scale to the chip level. There are many system-level simulators for Network-on-chip design. This paper presents our work, Nocsep, standing for ―Network-On-Chip-centric System Exploration Platform‖. It provides (a) an on-chip system framework with which we can build up the entire on-chip traffic across network layers, (b) the multi-abstraction-level components for each network layer to reduce the coding effort for a new NoC design, and (c) a system performance estimation environment highly compatible to any traditional SystemC designs with some improved features. In Nocsep, the design space of an NoC-centric system is clearly divided. One system is divided into many layers. One layer is divided into many components. One component is divided into many abstraction levels and one abstraction level is divided into many stages. Each stage is estimated in the latency model which has many latency parameters. Therefore we can claim that Nocsep design space is much larger than other existent NoC simulators. Most importantly, all the Nocsep models are implemented in practice thoroughly in SystemC codes and some demonstrations are discussed at the end of this paper.
參考文獻
[6] Peterson, Larry L. and Davie, Bruce S. ―Computer networks: a systems approach ‖: Morgan Kaufmann, 2007.
[8] Lee, K.W, et al. ―Three-dimensional shared memory fabricated using Wafer stackingtechnology.‖ Electron Devices Meeting, 2000. IEDM Technical Digest. International. 2000.
[11] Kodi, A., Sarathy, A. and Louri, A. "Design of adaptive communication channel buffers for low-power area-efficient network-on-chip architecture". 2007. The 3rd ACM/IEEE Symposium on Architecture For Networking and Communications Systems.
[12] Sgroi, M., et al. "Addressing the system-on-a-chip interconnect woes through communication-based design". June 2001. DAC '01: Proceedings of the 38th conference on Design automation.
[13] Mahadevan, et al. 2006. "A Survey of Research and Practices of Network-on-Chip". ACM Computing Surveys (CSUR). pp. Volume 38 , Issue 1, Article No. 1.