透過您的圖書館登入
IP:216.73.216.250
  • 學位論文

28奈米互補式金氧半金屬閘極製程高壓金氧半場效電晶體

Floating Field Plate HV-MOSFET by 28nm High-k Metal Gate Process

指導教授 : 金雅琴

摘要


近年來,隨著能源議題的重要性增加,電力電子和功率元件的發展亦成為關鍵之一。如何獲得良好的耐壓能力與導通阻值的權衡和降低製作成本一直是功率元件的研究重點,儘管許多研究發表只需少數光罩即可完成,但仍為特殊製程,需藉由打線接合(Wire bonding)技術將功率元件和主要電路部分連接,在成本降低以應用彈性上仍然受限。此外,一般金氧半場效電晶體的崩潰電壓,容易受到表面峰值電場影響,也是會造成金氧半場效電晶體的閘極介電層可靠度降低。本論文提出一個可整合於28奈米互補式金氧半金屬閘極製程的功率元件,稱為浮空場板金氧半場效電晶體 (Floating Field Plate MOSFETs)。薄閘極介電層下,藉由浮空的金屬閘極被使用延伸在汲極接面邊緣的擁集電場,以提高耐壓。透過TCAD(Tsuprem4 and Medici)模擬器,分析其浮空場板設計對於電位與表面電場分布的影響;從量測結果顯示浮空場板金氧半電晶體可以有效的改善閘極引致崩潰(Gated breakdown),使其電壓接近接面崩潰。因此元件不需漂移區(Drift region)光罩且不需額外的打線接合技術,故可降低製作成本及增加高壓電路設計之彈性應範圍。

關鍵字

功率元件

並列摘要


In recent years, the improvement of power electronics and power devices is one of key forces for energy efficient appliances in modern day lives. Continuous cost down and the tradeoff between breakdown voltage and on-resistance have always been major concerns in designing power devices. Most of the power devices in IC require some or substantial changes from generic CMOS process. However, these special processes and/or discrete power devices connected through wire bonding prevent the power circuits to be cost down further.On the other hand, scaled COMS technology creates high surface electric field, which seriously limit its operation voltage. It will be very hard to design HV circuits in advance CMOS technologies due to lack at HV devices. This work presents floating field plate (FFP) design for 28nm high-k metal gate MOS transistors. Floating metal gates are employed to extend the corner electric field at edge of drain junction under the thin core gate dielectric layer. The design of floating field plate on potential profiles and surface electric field distributions are studied by simulation data. Measurement results demonstrated that the floating field plates can effectively raise the gated breakdown voltage to the junction limit without process modifications. This fully logic compatible device does not need the additional masks of and/or wire bonding process for connection, hence, can be extended to various applications such as embedded memories.

參考文獻


[1] PHILIP L.HOWER, “Power Semiconductor Devices: An Over view”, Proc. IEEE, pp.335-342, 1988.
[2] B.Murari et al., “Smart Power ICs Technologies and Applications”, Springer edition, 1995.
[3] C. F. Lee et al., “A monolithic Current-mode CMOS DC-DC Converter with On-chip Current-sensing Technique”, IEEE J. Solid-State Circuits, pp.3–14, 2004.
[4] Claudio Contiero et al., “Roadmap Differentiation and Emerging Trends in BCD Technology”, ESSDERC, pp.275-282, 2002.
[5] T. Kobayashi et al., “High-Voltage Power MOSFETs Reached Almost to the Silicon Limit”, Proc. International Symposium on Power Semiconductor Devices & ICs, pp.435-438, 2001.

延伸閱讀