摘要
脈衝產生器是一種廣泛應用的電路模組，尤其是運用在脈衝觸發正反器與通訊系統中。脈衝觸發正反器設計，與傳統的主僕式正反器相比，脈衝觸發正反器由於其電路複雜性低，可以降低系統約30％的功率消耗；而在通訊系統設計，由於脈衝訊號具有較佳的穿透力，非常適合做為室內短距離通訊，其調變方法可使用脈衝振幅調變（PAM）及脈衝位置調變（PPM）。 本論文提出五種可調式脈衝產生器電路，其架構為利用NAND邏輯閘的輸入端連接一延遲電路，透過可調整電流電路的不同充/放電電流來調整延遲信號，藉以產生可改變脈衝寬度的脈衝產生器；所提出的電路具有電路簡單、脈波寬度可調整，以及平均消耗功率較少之優點。 本論文提出之電路經由HSPICE電路模擬軟體模擬，在使用TSMC N-Well 0.35um 2P4M的製程參數下，可以證實本論文之電路設計理論的正確性，本論文之電路亦可使用在數位電路系統中。在五種電路中，當訊號輸入頻率為50MHz及供應電壓為3.3v時，最大之輸出脈衝寬度為3800ps，最小之輸出脈衝寬度為350ps，平均消耗功率皆低於200mW。
並列摘要
The impulse generators are the widely used circuit modules. Especially applied in the impulse triggered flip-flops and the communication systems. In the impulse triggered flip-flops design, as compared to the traditional master-slave flip-flops, the impulse triggered flip-flops can reduce system power consumption about 30% due to its low complexity. In the communication system design, the impulse signal has a relatively good penetration and suitable for a short-range of the indoor communications. The modulation method can be the pulse amplitude modulation (PAM) and the pulse position modulation (PPM). In this thesis, five adjustable impulse generator circuits have been proposed. The structure of the circuit is a NAND gate with a delay circuit at its input. By adjusting the circuit’s charging / discharging current through the NAND gate, the delay time of the signal can be adjusted. Consequently, the impulse width can be changed. This proposed circuit featured with simple circuit architecture, adjustable impulse width, and lower power consumption. All the proposed circuits have been simulated with HSPICE circuit simulation software and the TSMC N-Well 0.35um 2P4M process parameters were used. Simulation results are given to confirm the validity of the theory analysis. These circuits can also be used in digital circuit systems. When the frequency is 50MHz and the supply voltage is 3.3v, the maximum output impulse width is 3800ps while the smallest width is 350ps. Moreover the average power consumptions are all less than 200mW.