A Quasi-Delay-Insensitive Microprocessor Core Implementation for Microcontrollers

陳昌居(Chang-Jiu Chen) ； 鄭緯民(Wei-Min Cheng) ； 蔡宏岳(Hung-Yue Tsai) ； 巫仁傑(Jen-Chieh Wu)

《Journal of Information Science and Engineering》 25卷2期 (2009/03) Pp. 543-557

https://doi.org/10.6688/JISE.2009.25.2.13

並列摘要

Microcontrollers are widely used on simple systems; thus, how to keep them operating with high robustness and low power consumption are the two most important issues. It is widely known that asynchronous circuit is the best solution to address these two issues at the same time. However, it’s not very easy to realize asynchronous circuit and certainly very hard to model processors with asynchronous pipeline. That's why most processors are implemented with synchronous circuit. There are several ways to model asynchronous pipeline. The most famous of all is the micropipeline; in addition, most micropipeline based asynchronous systems are implemented with single-rail bundleddelay model. However, we implemented our 8-bit microprocessor core for asynchronous microcontrollers with an alternative – the Muller pipeline. We implemented our microprocessor core with dual-rail quasi-delay-insensitive model with Verilog gate-level design. The instruction set for the target microprocessor core is compatible with PIC18. The correctness was verified with ModelSim software, and the gate-level design was synthesized into Altera Cyclone FPGA. In fact, the model we used in this paper can be applied to implement other simple microprocessor core without much difficulty.

並列關鍵字

asynchronous circuit ； microcontroller ； micropipeline ； dual-rail ； Muller pipeline ； quasi-delay-insensitive