- 期刊
Software-Based Self-Test Generation for Microprocessors with High-Level Decision Diagrams
並列摘要
This paper presents a novel approach to automated behavioural level test program generation for microprocessors using the model of high-level decision diagrams (HLDD) for representing instruction sets. The methodology of using HLDDs for modelling of microprocessors, and a new HLDD-based fault model are developed. The procedures for automated test program generation are presented using a formal model of HLDDs. The feasibility and efficiency of the new methodology are demonstrated by carrying out experimental research on test generation for a 8-bit microprocessor. The results are promising, showing the advantages of the new method and demonstrating better quality of tests compared to previous results.
延伸閱讀
- Yang, Y. X. (2007). Design of Self-Testable and Cost-Efficient Memory-Based FFT Processors [master's thesis, National Central University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0031-0207200917351140
- Mamun, M. D., Amin, M. S., & Jalil, J. (2012). Single Core Hardware Modeling of Built-in-Self-Test for System on Chip Design. Research Journal of Applied Sciences, Engineering and Technology, 4(7), 819-824. https://www.airitilibrary.com/Article/Detail?DocID=20407467-201204-201411100020-201411100020-819-824
- Chang, C. Y. (2004). Microprocessor Testability Analysis for Software-Based Self-Testing [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2004.02310