A Reduced Complexity Algorithm of the Butterfly Trellis Unit for the Viterbi Decoder

Ruhaida Abdul Rashid ； Harlisya Harun ； Mohd Zaki Ayob ； Norfadilah Shamsudin ； Sahzilawati Mohamed Nor

《Journal of Aeronautics, Astronautics and Aviation》 54卷2期 Vol.54 No.2 (2022/06) Pp. 147-159

https://doi.org/10.6125/JoAAA.202206_54(2).03

摘要

Together with convolutional encoders, Viterbi decoders are commonly used to provide an excellent probability of error correction in wireless transmission. The encoder constraint length k must be set at higher values to achieve an improved bit error rate. With the growth of the Internet of Things (IoT) in recent years, there is inevitable demand for low-power IoT applications. Unfortunately, an increase in the value of k causes the complexity of the algorithm to increase exponentially. Consequently, the Viterbi decoder's power consumption will increase exponentially, which is a detriment to many wireless communication devices. Many of the Viterbi decoder's reduced complexity decoding approaches discussed in the past concentrated on the particular level of algorithms and architectures. Most of the studies focused on the difficulty of the decoder's Add-Compare Select Unit (ACSU) repetitive processing. This paper analyzes many variations carried out in the ACSU of the Viterbi algorithm. Several separate algorithms were compared and an approach to a combined algorithm was suggested. This paper offered an in-depth description of the reduced computation and its design for the proposed algorithm. Each algorithm and reduced complexity are compared with the conventional VD. The impact of power consumption is evaluated through the bit-error-rate (BER) vs Signal-to-Noise ratio (SNR), such that the proposed algorithm was found to have the best dB gain between 0 dB and 5 dB, indicating a significant power improvement over the other algorithms.

關鍵字

Adaptive Viterbi decoder ； Adaptive M-algorithm ； Convolutional encoder ； M-algorithm ； Viterbi algorithm

參考文獻

Abdulrazaq MB, Abdullahi ZM, Almustapha MD, Dajab DD, “Low Complexity FPGA Implementation of Register Exchange Based Viterbi Decoder,” IEEE International Conference on Emerging & Sustainable Technologies for Power & ICT in a Developing Society (NIGERCON), 2013, pp. 21-25.

Pradan AK, Nandy SK, “A Reconfigurable Viterbi Decoder for SDR and Mobile Communications,” International Conference on High Performance Computing and Applications (ICHPCA), 2014, pp. 1-6.

Fu C, Li X, Ai B, “A Low-Latency and Power- Efficient Viterbi Decoder Based on Dynamic Truncation Length,” 5th IET International Conference on Wireless, Mobile and Multimedia Networks (ICWMMN 2013), pp. 367–370.

Chang Y, Suzuki H, Parhi KK., “A 2-Mb/s 256-state 10-mW rate 1/3 Viterbi Decoder,” IEEE Journal of Solid-State Circuits, Vol. 35, No. 6, 2000, pp. 826- 834

Panse T, Saratkar K, “Design of Trellis Code Modulation Decoder Using Hybrid Register Exchange Method,” IEEE International Conference on Communication and Signal Processing, pp. 2014, 265-269.