High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis

Chen, C. I. (2013). High-Level Synthesis on Various Distributed Register Architectures [doctoral dissertation, National Chiao Tung University]. Airiti Library. https://doi.org/10.6842/NCTU.2013.00739
CHANDRASEKHAR, M. S., McCHARLES, R. H., & WALLACE, D. E. (1997). Effective Coupling between Logic Synthesis and Layout Tools for Synthesis of Area and Speed-Efficient Circuits. VLSI Design, 1997(), 125-140. https://doi.org/10.1155/1997/30941
Wang, H. E. (2016). String Analysis with Logic Circuit Representation: Theory and Applications [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU201603346
Tsai, T. L. (2016). String Analysis with Logic Circuit Representation: Implementation and Optimization [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU201603067
Tsai, C. K. (2012). Static Timing Analysis for Threshold Logic Circuits [master's thesis, National Tsing Hua University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0016-2002201315384140