Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm

Ieong, T. (2008). A Hardware Accelerated Packet Processing Platform with Memory-Efficient Pattern Matching Engines [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2008.00426
Pan, S. P. (2015). Genetic Algorithm for Improving Hierarchical Activity Recognition [master's thesis, National Chung Cheng University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0033-2110201614030686
Weng, C. H. (2009). Algorithms and Hardware Architectures for Variable Block Size Motion Estimation [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2009.00567
董名蘂（2018）。A Multi-Layer Watermarking Algorithm and Hardware Architecture〔碩士論文，國立臺灣師範大學〕。華藝線上圖書館。https://doi.org/10.6345/THE.NTNU.DCSIE.035.2018.B02
陳峻偉（2010）。Hardware Accelerated XML Parsers with Well Form Checkers and Abstract Classification Tables〔碩士論文，國立臺灣大學〕。華藝線上圖書館。https://doi.org/10.6342/NTU.2010.03090