- 期刊
Implementation of Hardware-Accelerated Scalable Parallel Random Number Generators
延伸閱讀
- Lin, Y. S. (2020). A Tensor-centric Methodology for Optimizing Data Movement on Parallel Processing Hardware [doctoral dissertation, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU202000520
- 陳柏宏（2007）。A Hardware-Based Stateful Packet Inspection System Design and Implementation〔碩士論文，國立臺灣大學〕。華藝線上圖書館。https://doi.org/10.6342/NTU.2007.01277
- Huang, C. C. (2010). Automatic Phase Detection for Parallel Applications on Shared Memory Architectures [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2010.01703
- Tu, C. C. (2017). A Fast Non-Volatile Memory aware Algorithm for Generating Random Scale-Free Networks [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU201702670
- 李育誠（2011）。Parallel Architecture and Hardware Implementation of Biological Sequence Alignment Processors〔碩士論文，國立臺灣大學〕。華藝線上圖書館。https://doi.org/10.6342/NTU.2011.10244