- 期刊
Low-Complexity Hierarchical Mode Decision Algorithms Targeting VLSI Architecture Design for the H.264/AVC Video Encoder
延伸閱讀
- 羅嘉和（2006）。Design and VLSI Implementation of Low Complexity MDCT-based Psychoacoustic-Model Co-Processor for MPEG-2/4 AAC Encoder〔碩士論文，國立中央大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0031-0207200917341938
- Chen, Y. H. (2008). Analysis and VLSI Architecture of High Definition and Scalable Video Coding Standards [doctoral dissertation, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2008.00079
- Chen, W. Y. (2008). VLSI Architecture Design of Prediction Core and Cache in Super High Definition H.264/AVC Encoder [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2008.01950
- Huang, Y. W. (2004). Algorithm and Architecture Design for Motion Estimation, H.264/AVC Standard, and Intelligent Video Signal Processing [doctoral dissertation, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2004.01450
- Bae, J. W., & Cho, J. S. (2013). High-Performance VLSI Architecture of H.264/AVC CAVLD by Parallel Run_before Estimation Algorithm. Journal of Information Science and Engineering, 29(3), 595-605. https://doi.org/10.6688/JISE.2013.29.3.12