透過您的圖書館登入
IP:3.149.254.110
  • 學位論文

考慮串擾之變異感知精確波形錯誤模擬

Variation-Aware Waveform-Accurate Fault Simulation Considering Crosstalk

指導教授 : 李建模

摘要


波形精確的錯誤模擬器對先進製程是關鍵的。本論文提出了變異感知波形精確的錯誤模擬。在我們的模擬器中,訊號波形由位元序列表示。以位元邏輯運算來執行邏輯閘計值,可以同時處理訊號的所有轉態。執行蒙特卡羅模擬作為製程變異的模型。提出的模擬器展示在串擾錯誤上。與傳統的事件驅動模擬器相比,我們的模擬器記憶所有訊號的波形,使串擾錯誤模擬可以快速的被實現。我們的模擬器的串擾錯誤激活比率比浮動模式延遲模型高百分之十八。由於製程變異,錯誤模擬的結果是統計的錯誤涵蓋率分部,而不是一個確定的值。

並列摘要


Waveform-accurate fault simulator is crucial for advanced technologies. This paper proposes a variation-aware waveform-accurate fault simulator. In our simulator, a signal waveform is represented by a bit sequence. Gate evaluation is performed by bitwise logic operations to process all transitions of a signal simultaneously. Monte Carlo simulation is performed for modeling process variation. The proposed simulator is demonstrated on crosstalk faults. Compared with traditional event-driven simulator, our simulator memorizes all waveforms for every signal so that crosstalk fault simulation can be quickly accomplished. The crosstalk fault activation percentage of our tool is 18% higher than floating mode delay model. Because of process variation, the result of simulation is a statistical fault coverage distribution instead of a deterministic value.

參考文獻


[Arunachalam 00] R. Arunachalam, K. Rajagopal, and L.T. Pileggi, “TACO: Timing Analysis with COupling,” Proc. Design Automation Conference, pp. 266-269, 2000.
[Chandhok 04] M. Chandhok, S. H. Lee, and T. Bacuita, “Effects of flare in extreme ultraviolet lithography: Learning from the engineering test stand,” Journal of Vacuum Science & Technology B, vol. 22, no. 6, pp. 2966-2969, 2004.
[Chao 14] H. Chao and A.D. Singh, “Improving CMOS Open Defect Coverage Using Hazard Activated Tests,” IEEE VLSI Test Symposium, pp. 1-6, 2014.
[Chen 98] W.-Y. Chen, S.K. Gupta and M.A. Breuer, “Test Generation in VLSI Circuits for Crosstalk Noise,” Proc. International Test Conference, pp. 641-650, 1998.
[Chen 99] W.-Y. Chen, S.K. Gupta, and M.A. Breuer, “Test Generation for Crosstalk-Induced Delay in Integrated Circuits,” Proc. International Test Conference, pp. 191-200, 1999.

延伸閱讀