快閃記憶體儲存裝置之有效率錯誤偵測方法

快閃記憶體因為不需電力來維持數據的儲存，又相較於傳統硬碟有體積小、重量輕、讀寫速度快以及抗震的特性，近年來在市場上廣泛的被利用於嵌入式系統的儲存裝置。快閃記憶體上技術的發展可使其提供更大的容量，但也降低了快閃記憶體的可靠性，錯誤測試方式也因此益發重要。本論文針對單階儲存單元快閃記憶體 (Single Level Cell, SLC)及多階儲存單元快閃記憶體(Multiple Level Cell, MLC)分別提出了相對應的測試方法。除了提出完整的測試方式外，本論文提出使用抽樣測試及測試平行化的策略，在偵測能力小幅的降低下，使測試的時間可以大幅的減少。

關鍵字

快閃記憶體；單階儲存單元；多階儲存單元；錯誤測試演算法；抽樣測試

並列摘要

As ﬂash memory gains its momentum in the storage market of embedded systems, existing fault detection algorithms face serious challenges due to the special characteristics of NAND ﬂash memory and the rapid degradation of its reliability. This research proposes eﬃcient fault detection algorithms to detect the faults of NAND ﬂash memory in a systematic way. A sampling policy with a write parallelization strategy is also proposed to further enhance the eﬃciency of the fault detection algorithms. The sampling policy is later evaluated based on selected fault distribution models to show its eﬀectiveness and eﬃciency on the fault detection of NAND ﬂash memory.

並列關鍵字

ﬂash memory ； reliability ； SLC ； MLC ； fault detection algorithm

參考文獻

[2] Kuo-Liang Cheng, Jen-Chieh Yeh, Chih-Wea Wang, Chih-Tsun Huang, andCheng-Wen Wu. Ramses-ft: a fault simulator for ﬂash memory testing anddiagnostics. pages 281–286, 2002.

[3] Sau-Kwo Chiu, Jen-Chieh Yeh, Chih-Tsun Huang, and Cheng-Wen Wu. Diagonal test and diagnostic schemes for ﬂash memories. In ITC ’02: Proceedings of the 2002 IEEE International Test Conference, page 37, Washington, DC, USA, 2002. IEEE Computer Society.

[4] R. Dekker, F. Beenker, and L. Thijssen. Fault modeling and test algorithm development for static random access memories. pages 343–352, Sep 1988.

[5] Olivier Ginez, Patrick Girard, Christian Landrault, Serge Pravossoudovitch, Arnaud Virazel, and Jean-Michel Daga. A concurrent approach for testing address decoder faults in eﬂash memories. 2007.

[6] A. J. Van De Goor. Testing Semiconductor Memories: Theory and Practice. John Wiley & Sons Inc, September 1998.

國際替代計量

快閃記憶體儲存裝置之有效率錯誤偵測方法

全文下載

主題瀏覽