一個每秒三十億位元串列數位介面等化器

A 3Gb/s Serial Digital Interface Equalizer

郭文杰(Wen-Chieh Kuo)

指導教授 ： 陳信樹

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2015年)

https://doi.org/10.6342/NTU.2015.10388

摘要

隨著寬頻通訊快速發展，可接收到更高速度的資料就變成一個重要的考量，不同的串列數位介面標準都使用同軸電纜當作傳遞介質，當頻率增加電纜損失會變大而更長的電纜也會受到嚴重的損失，串列數位介面資料中會包含來由是不歸零制編碼後連續相同資料型式，此編碼會因為太長的零或一字串，導致基準線會掉到共模訊號，稱之為基準線飄移。所以一個以90奈米CMOS製程實現每秒三十億位元串列數位介面等化器，去提供補償電纜在高頻的損失和低頻基準線偏移的補償，使得串列數位介面訊號得以傳送。
使用五十米電纜線，測得每秒十五億位元等化後輸出最小峰對峰值抖動為158.57微微秒(0.24單位區間)和每秒三十億位元等化後輸出最小峰對峰值抖動為274.13微微秒(0.82單位區間)；使用一百米電纜線，測得每秒十五億位元等化後輸出最小峰對峰值抖動為498.01微微秒(0.75單位區間)。在我們量測結果中，所有等化器輸出眼圖都比電纜輸出失真眼圖還要好。

關鍵字

串列數位介面 ； 不歸零 ； 連續相同資料 ； 基準線偏移 ； 等化器

並列摘要

With the rapid development of broadband data communication, receiving at high data rates becomes a major concern. The various Serious Digital Interface (SDI) standards all use coaxial cables for transmission media. The cable loss becomes larger when the frequency increases, and the longer cable has server insertion loss. The SDI data in Consecutive Identical Data (CID) pattern which is scrambled by NRZ format will cause the baseline wander that long strings of zeros or ones drop to the common mode. So, a 3Gb/s SDI Equalizer in 90-nm CMOS technology provides gain boosting at high frequencies to compensate the cable loss and low frequency compensation for baseline wander. The SDI signals can be correctly transmitted.
By using 50 meters cable, measured min. peak-to-peak jitter of 1.5Gb/s equalized output is 158.57ps (0.24UI) and peak-to-peak jitter of 3Gb/s equalized output is 274.13ps (0.82UI). By using 100 meters cable, measured min. peak-to-peak jitter of 1.5Gb/s equalized output is 498.01ps (0.75UI). All eye diagrams of equalized output are better than distorted eyes of cable output in our measurement results.

並列關鍵字

Serial Digital Interface ； NRZ ； CID ； Baseline wander ； Equalizer

參考文獻

[1] J. Lee, “A 20-Gb/s Adaptive Equalizer in 0.13- m CMOS Technology” IEEE J. Solid-State Circuits, vol. 41, no. 9, pp. 2058-2066, Sep. 2006.

[2] S. Agarwal, and V. S. R. Pasupureddi, “A 5-Gb/s Adaptive CTLE with Eye-Monitoring for Multi-Drop Bus Applications” IEEE MWSCAS, 2014, pp. 410-413.

[3] W.-S. Kim, C.-K. Seong, and W.-Y. Choi, “A 5.4Gb/s Adaptive Equalizer Using Asynchronous-Sampling Histograms” IEEE ISSCC Dig. Tech. Papers, Feb. 2011, pp. 358-359.

[4] H. Wang, and J. Lee, “A 21-Gb/s 87-mW Transceiver With FFE/DFE/Analog Equalizer in 65-nm CMOS Technology” IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 909-920, Apr. 2010.

[5] S. Haykin, “Adaptive Filter Theory” Prentice Hall, 2001.