透過您的圖書館登入
IP:18.119.160.154
  • 學位論文

設計與實作一個快速分析多執行緒應用程式效能之多核心系統模擬環境

A Rapid Simulation Environment for Application Performance Estimation on Parameterized Multi-core/Multi-threading Architecture Models

指導教授 : 洪士灝
若您是本文的作者,可授權文章由華藝線上圖書館中協助推廣。

摘要


無資料

關鍵字

模擬器 多核心 多執行緒

並列摘要


The technique of increasing clock rate to speed up the application performance have reached bottlenecks such as power dissipation, design complexity, and diminishing returns from increasing Instruction Level Parallelism (ILP) supportcite{LDMoore}. Therefore, computer architects have designed multi-core processors by placing two or more processing cores on the same chip. However, with increasing number of cores, the simulation run time increases due to simulation complexity and its code size. These large simulation time limits the ability to predict the application performance during the design phase. In this study, we propose a performance evaluation framework aim to give a quick estimation of performance during early design phases. The framework achieves speedup by putting architecture-independent characteristics of an application into its application model and simulating the application model with a high level architecture model. We use MiBench, which is a a free, commercially representative embedded benchmark suite as our evaluation test case and verify the results by comparing it with a robust cycle-accurate simulator, ARM SoC designer. For homogenous workloads on the single-core, the dual-core, and the 4-core system, we got an average of 2.1X speedup over the ARM SoC designer. For the error rate, we got the average of 0%, 5%, 11% on the single-core, dual-core, and 4-core system. The workload bitcount has a highest error rate of all benchmarks. We propose several schemes to reduce the errors as the potential future work.

並列關鍵字

simulation multi-core multi-threading

參考文獻


[1] “The Lives and Death of Moore’s Law.” http://www.firstmonday.org/issues/issue7 11/tuomi/.
at Intel Magazine, July 2005.
[3] V. Narasiman and A. Suleman, “A literature survey of effective techniques to reduce
simulation time.”
[4] “MiBench Version 1.0.” http://www.eecs.umich.edu/mibench/.

延伸閱讀