透過您的圖書館登入
IP:18.217.252.137
  • 學位論文

應用於3D-IC並使用垂直耦合電感之晶片間的高速無線連接

High speed wireless inter-chip signal interconnect using vertical coupled inductors for 3D-IC applications

指導教授 : 盧信嘉

摘要


本篇論文提出一個使用了耦合電感於三維積體電路的晶片間連接。跟電容耦合相比,電感耦合的連接有比較遠的通訊距離,我設計的距離是15 微米。較長的通訊距離意味著有較能抵抗製程上對不準的現象,而且我們使用交錯式的電感可以更進一步的克服這個問題。我們使用振幅偏移調變技術來達到信號完整的傳送。發射器包含鎖相迴路作為本地震盪器並使用電晶體開關作為被動混波器,接收器則包含了整流器來解調訊號並使用限制器放大訊號。本連接方法操作在6Gbps 時能達到4.08pJ/bit 能量效率。此無線連接使用台灣積體電路公司0.18 微米製程來驗證此電路架構。

關鍵字

高速無線連接

並列摘要


A wireless interconnect for 3D-IC applications is implemented by using coupled inductor design. Inductive coupling interconnect has longer communication distance as compared with capacitive interconnect. Our communication distance is 15µm. The longer distance means that it can resist the alignment mismatches and increase the yields for packaging. We also use a mis-alignment resistance coupled inductor to alleviate the alignment problem. We use ASK modulation technique to transmit the data. In transmitter,a PLL is used as the local oscillator, and switch is used as a passive mixer. In receiver,rectifiers are used to demodulate received signal, and cascaded limiters amplify the signal.This interconnect has energy efficiency of 4.08pJ/bit at 6Gbps. The proposed wireless interconnect is implemented in TSMC 0.18µm process for demonstration of this architecture.

並列關鍵字

3D IC

參考文獻


[1] International Technology Roadmap for Semiconductors 2007 Edition Assembly and
low-power interconnect methods for 3D ICs,” 2007 IEEE International Solid-State
technology,” IEEE Transactions on Components, Packaging, and Manufacturing
[4] C.H. Yu, “The 3rd dimension-more life for Moore’s law,” in International
[5] Akito Yoshida and Jun Taniguchi, “A study on package stacking process for

被引用紀錄


黃章程(2013)。利用電感耦合之短距非接觸性無線連結〔碩士論文,國立臺灣大學〕。華藝線上圖書館。https://doi.org/10.6342/NTU.2013.01200

延伸閱讀