以CMOS製程之接收信號強度指示電路設計

Design of Received Signal Strength Indicator Circuit in CMOS Process

黃朝偉(Chao-Wei Huang)

指導教授 ： 盧信嘉

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2016年)

https://doi.org/10.6342/NTU201603005

摘要

此論文研究使用連續檢測對數放大器架構設計接收信號強度指示電路，使用製程為TSMC 0.18μm CMOS製程和TSMC 40nm CMOS製程。其中連續檢測對數放大器架構是由限制放大器、非對稱源極耦合差動對和低通濾波器組成。在0.18μm CMOS製程下量測結果在0.1GHz到1GHz之間約有38dB的動態範圍，在1GHz到2GHz之間約有30dB的動態範圍功率，消耗為22.45mW，晶片面積為0.28 。在40nm CMOS製程下模擬結果在0.1GHz到2.5GHz之間約有40dB的動態範圍，功率消耗為7.66mW，晶片面積為0.06 mm2。

關鍵字

接受信號強度電路 ； 連續檢測對數放大器 ； 限制放大器 ； 非對稱源極耦合差動對

並列摘要

This thesis designs received signal strength indicator circuits (RSSI) by using successive detection logarithmic amplifier (SDLA) topology under TSMC 0.18μm and 40nm CMOS technology. Successive detection logarithmic amplifier composes of limiting amplifier, unbalanced source-coupled differential pair and low-pass filter. In design using 0.18μm CMOS process, the measurement results show that dynamic range of about 38dB from 0.1GHz to 1GHz, and dynamic range of 30dB from 1GHz to 2GHz. DC power consumption is 22.45mW, and chip size is 0.28 . In 40-nm CMOS process, the stimulation results show dynamic range with 40dB from 0.1GHz to 2.5GHz, and DC power consumption is 7.66mW with chip size of 0.06 mm2.

並列關鍵字

received signal strength indicator circuit ； successive detection logarithmic amplifier ； limiting amplifier ； unbalanced source-coupled differential pairs

參考文獻

[2] Chao Yang and Andrew Mason, “Process/temperature variation tolerant precision signal strength indicator,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 3, pp. 722–729, Apr. 2008.

[3] Wei-Yi Hu, Jia.-Wei Lin, Kuo-Chi Tien, Yong-Hsiang Hsieh, Chao- Liang Chen, Hung-Ta Tso, Yi-Shun Shih, Shao-Chueh Hu, and Sao-Jie Chen, “A 0.18μm CMOS RF transceiver with self-detection and calibration functions for bluetooth V2.1+ EDR applications,” IEEE Trans. on Micro. Theory Tech, vol. 58, no. 5, pp. 1367–1374, May 2010.

[4] Po-Chiun Huang, Huei Chen and Chorng-Kuang Wang, “A 2-V 10.7-MHz CMOS limiting amplifier/RSSI,” IEEE Journal of Solid-State Circuits, vol 35, pp.1474-1480, Oct. 2000.

[7] Xinwang Zhang, Baoyong Chi, Bingiao Liu, Zhiua, Wang, “−80dBm∼0dBm dynamic range, 30mV/dB detection sensitivity piecewise RSSI for SDR/CR receivers,”2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS), Aug. 2014, pp. 89-92.

[10] Zhiming Chen and Yuanjin Zheng,“A CMOS low-power variable-gain amplifier with RSSI for a noncoherent low data rate IR-UWB receiver,” 12th International Symposium on Integrated Circuits, Dec. 2009, pp. 425-428.