- 學位論文
使用CMOS製程之20至32Gb/s寬頻有線通訊測試系統
A 20-32Gb/s Transmitter System for Wireline Communication Testing in CMOS Technology
若您是本文的作者，可授權文章由華藝線上圖書館中協助推廣。
摘要
本論文提出一個利用40 奈米互補式金屬氧化半導體製程之寬頻有線通訊發送測試系統，此發送系統可提供接收端測試當今25 Gb/s、28 Gb/s、及32 Gb/s不同的有線通訊傳輸規格，並提供四種不同方式的資料序列：27-1、215-1、223-1及231-1和四種誤碼注入的功能: 10-3、10-6、10-9、及0，其內部具有一組寬頻鎖相迴路(Phase-Lock Loop)以自行產生一組穩定的時脈提供給發送器觸發，最高速度可達32 Gb/s。 此發送系統由多工器、正反器、除頻器、前饋等化器及鎖相迴路所組成，由內建的鎖相迴路產生一組半速率的時脈來觸發輸出全速率的資料序列，並透過結合輸出級之前饋等化器，補償高速資料序列在通道傳遞時所造成的損失。此外，藉由內建自動相位調節器調整資料與時脈之間的相位關係，使取樣點在不同頻率下皆在最佳位置。量測時，最高量測至32 Gb/s的資料序列輸出，在前饋等化器開啟下，雙端差動擺幅為700 mV，功率消耗為755 mW。不同的資料序列、誤碼注入及前饋等化器的增加量皆可透過可程式化開發板進行控制選擇，並在位元錯誤偵測器下進行20 Gb/s ~ 32 Gb/s資料序列的比對驗證，資料序列及誤碼注入皆為正確。除了透過接合導線(Wire-bonding)的方式進行晶片的量測之外，最後此晶片並透過四方平面無引腳封裝(Quad Flat No leads)使晶片更加完整。
並列摘要
This thesis presents a wide-rage wireline transmitter system in 40 nm CMOS technology. It can provide the receiver for testing with different standard of wireline communication such as 25 Gb/s、28 Gb/s and 32 Gb/s. It can also generate different types of PRBS data sequence：27-1、215-1、223-1、231-1 and four types of error injection rate to data sequence：10-3, 10-6, 10-9, and 0. With a built-in wide-rage phase-locked Loop, it can regard as a clock source of the system, which can be operated up to 32 Gb/s. This wireline transmitter system includes multiplexers, flip-flops, dividers, feed-forward equalizer and phase-locked loop. It can be triggered full-rate output data sequence by half-rate clock output from phase-locked loop integrated in the chip. Also, the channel loss can be compensated by the driver with feed-forward equalizer while transmitting data sequence. Also, the clock sample the data at the best sampling point under different frequency by the auto phase adjusted circuit. The measurement output data rate is up to 32 Gb/s and the output swing is 700mV in differential when feed-forward equalizer is ON. The whole system consumes 755mW. It can be selected different types of PRBS pattern, error injection and boosting amount of feed-forward equalizer by controlling the field programmable gate array (FPGA). The data sequence and error injection are confirmed in the operating range 20 Gb/s ~ 32 Gb/s under the bit-error-rate tester (BERT). Besides measuring the chip by bonding wire, the whole system is also packaged in QFN (Quad Flat No leads) to make the whole chip more complete.
參考文獻
[3] B. Razavi, Design of Integrated Circuits for Optical Communications. New York, NY, USA: McGraw-Hill, 2002.
[4] H. Knapp, et al., “100-Gb/s 27-1 and 54-Gb/s 211-1 PRBS Generators in SiGe Bipolar Technology, ” IEEE J. Solid-State Circuits, Oct. 2005, pp. 2118-2125.
[6] H. Wang and J. Lee, “A 21 Gb/s 87-mW transceiver with FFE/DFE/ analog equalizer in 65 nm CMOS technology,” IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 909–820, Apr. 2010
[7] B. Raghavan et al., “A Sub-2W 39.8-to-44.6 Gb/s transmitter and receiver chipset with SFI-5.2 interface in 40 nm CMOS,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2013, pp. 32–33.
[10] P. Heydari and R. Mohanavelu, “Design of ultra-high-speed low volatage CMOS CML buffers and latches,” IEEE Trans. Very Large Scale Integr. (VLSI)Syst., vol.12, no. 10, pp. 1081-1093, Oct. 2004