低分支代價MIPS處理器之驗證

In modern IC design flow, verification and debugging consume most of the design time. Therefore, it is a good idea to make a verification plan before the design process starts. A verification plan adopts organized and systematic approaches to ensure good quality of the design. A traditional verification plan involves simulation of the design and compares the result with a golden model. However, it suffers from the deficiency in coverage and debugging capability. As the recent verification methodology evolves, various new techniques are proposed. In this thesis we adopted both the traditional approaches and new ones in balance to compensate each other and archive high quality of design. We conducted our design verification in the Register Transfer Level (RTL). Our objective was to find as many bugs in the RTL as we can so that we may treat it as a golden model for the verification in the later design stages. The design under verification (DUV) was implemented by Hung Chi Chang as his master thesis in GIEE NTU. We took his thesis as the design specification.

並列關鍵字

verification ； formal verification ； MIPS

參考文獻

[2] David A. Patterson and John L. Hennessy “Computer Organization & Design 2nd Edition”, Morgan Kaufmann.

[10] Yaron Wolfsthal, Rebecca M. Gott, “Formal Verification – Is It Real Enough?”, Design Automation Conference, 2005, pp. 670-671.

[11] Umberto Rossi, “Can We Really Do Without the Support of Formal Methods in the Verification of Large Designs?”, Design Automation Conference, 2005, pp. 672-673.

[12] Prosenjit Chatterjee, “Streamline Verification Process with Formal Property Verification to Meet Highly Compressed Design Cycle”, Design Automation Conference, 2005, pp. 674-677.

[13] Harry D. Foster, Adam C. Krolnik, David J. Lacey, “Assertion-Based Design”, Kluwer Academic Publishers.

國際替代計量

低分支代價MIPS處理器之驗證

全文下載

主題瀏覽