固定導通時間控制多相降壓型轉換器之均流迴路分析與設計

Analysis and Design of Current-balance Loop in Multiphase Buck Converters with Constant On-time Control

曾子源(Zih-Yuan Zeng)

指導教授 ： 陳景然

國立臺灣大學/電機資訊學院/電機工程學研究所/碩士(2019年)

https://doi.org/10.6342/NTU201900195

摘要

定導通時間控制(COT)的多相降壓型轉換器被廣泛使用於需要高效率和低電壓高輸出電流的應用中，為了避免熱的問題並且提高效率，需要均流迴路來平衡每一相的電感電流，然而，在以前的文獻中都沒有完整的分析以及研究如何設計均流迴路的參數。
在本論文中，對上述的轉換器控制方法進行了許多層面的分析，首先，推導了具有均流迴路的固定導通控制的每一相電感電流分佈方程式，由推導出來的式子，可以看出不同元件的參數對電感電流分佈的影響。其次，利用蒙地卡羅方法(Monte Carlo methods)的結果，可以知道如何挑選元件的誤差範圍以及如何設計均流回路的參數來符合均流的規範。然後，推導了均流迴路的小訊號模型，它可以用來分析均流迴路的穩定度以及暫態時的響應狀況，另外，也探討了均流迴路與電壓回路的關係，這些分析提供了設計均流迴路時的依據。最後，透過實測結果驗證了所提出的小訊號模型。

關鍵字

直流/直流轉換器 ； 多相降壓轉換器 ； 定導通時間控制 ； 均流迴路 ； 小訊號模型

並列摘要

Multi-phase buck converter configuration with constant on-time (COT) control scheme has been widely used in many high-efficiency, low-voltage high-current computer power applications. To avoid thermal issue and increase efficiency, a current balance control scheme is required to balance per-phase inductor currents. However, it lacks comprehensive analysis and design of current balance loop in literature.
In this thesis, analyses are performed for several aspects of the above-mentioned converter-controller configuration. First, per-phase D.C. current equations are derived for COT control scheme with current balance loop. From the equations, the relation between component parameters and current distribution can be obtained. Second, Monte Carlo results give a reference to choose mismatch range of component and design current balance loop parameter to meet the current balance specification. Third, small-signal models are developed which can be used to predict stability and transient response performance. Besides, the relation between the current balance loop and the voltage regulation loop is discussed. The analytical results provide a design guideline of the current balance loop. Finally, the proposed model was verified with experimental results.

並列關鍵字

DC/DC converter ； multiphase buck converter ； constant on-time (COT) control ； current balance loop ； small signal model

參考文獻

G. Lowney, "Why Intel is designing multi-core processors," May, 2006.

J. He and L. Qi, "Cloud Power Management on Intel Platforms," Intel Developer forum, April, 2010.

R. R. Schaller, "Moore's law: past, present and future," in IEEE Spectrum, vol. 34, no. 6, pp. 52-59, June 1997.

Victor H., “Moore's law is coming to an end,” published online at https://www.phonearena.com/news/Moores-Law-is-coming-to-an-end_id54127, Mar. 2014.

S. E. Thompson, S. Parthasarathy, “Moore's law: the future of Si microelectronics,” in Materialstoday, vol. 9, no. 6, pp. 20-25, June 2006.