應用於無線區域網路正交分頻多工系統之實虛部不對稱自我校準演算法及FPGA系統模型驗證

Self I/Q Mismatch Calibration Algorithm and FPGA Prototype for WLAN OFDM Baseband Transceiver

徐嘉宏(Chia-Hung Hsu)

指導教授 ： 汪重光

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2005年)

https://doi.org/10.6342/NTU.2005.01745

摘要

在本篇論文中，提出一個適用於IEEE 802.11 a無線區域網路系統之實虛部不對稱自我校準演算法。此演算法是在開機時由基頻接收機量測一連串的單頻信號來達到，而此單頻信號的頻率是傳送機所傳送之單頻信號頻率的兩倍。在實際的資料傳送時，剩下的實虛部不對稱量也會被繼續追蹤。因此，對於無線區域網路系統的射頻前端之要求可以大大的放寬。此外，藉由所提出的演算法，即使在傳送機和接收機都有 ±5% 的增益不對稱、 ±5˚ 的相位不對稱以及 ±232仟赫茲的載波頻率偏移的情況下，信噪比的損失也會小於0.5dB。
接下來是先由C++建立802.11a的基頻系統模型，包含浮點數及定點數模擬。再根據硬體化的定點數模擬來寫Verilog RTL程式，此外，由Simplify Pro 7.3做合成以及QuartusII 3.0來做電路的放置及繞線，然後整個IEEE 802.11的基頻收發機由Altera Stratix EP1S80 DSP板操作在40MHz來實現，總共使用了約32000個邏輯單元。最後，整個系統的量測是由Tetronix TLA 715的樣本產生器及邏輯分析儀來達到。

關鍵字

無線區域網路 ； 實虛部不對稱

並列摘要

Based on the single tone power evaluation (STPE), a self-calibration algorithm of I/Q mismatch is proposed for the IEEE 802.11a WLAN systems. The self-calibration algorithm is performed by the digital baseband at transceiver start-up to measure the signal power of the single tone signal, which is located at the double frequency band at the receiver. Furthermore, the residual I/Q mismatch is tracked during the physical data transmission. Therefore, the design requirements of the RF front-end for the WLAN OFDM transceiver are alleviated. According to the proposed algorithm, the residual signal-to-noise ratio (SNR) degradation is totally less than $0.5$-dB with $pm5 \%$ gain mismatch ($Delta G$) and $pm5^circ$ phase mismatch ($Delta heta$) in the transmitter and receiver respectively, and carrier frequency offset (CFO $=pm232$kHz).

The system simulation of the IEEE 802.11a WLAN baseband transceiver is modeled by C++. Furthermore, it consists of 2-phase, floating and fixed point. The hardware-like fixed-point simulation, which considers the finite word length effect, is used to develop the Verilog RTL code. Besides, the Simplify Pro 7.3 and QuartusII 3.0 are used to synthesis and place and route of the Verilog RTL respectively. Moreover, the prototype of the IEEE 802.11a WLAN baseband transceiver is realized by Altera Stratix EP1S80 DSP development board with about 32000 logic elements at 40MHz. Finally, the system evaluations are measured by Tektronix TLA715 pattern generator and logic analyzer.

並列關鍵字

I/Q Mismatch ； Calibration ； FPGA ； OFDM

參考文獻

[23] Wei-Hsiang Tseng, “OFDM Baseband Transceiver Architecture Design and Implementation

[1] IQ Error Calibration in Transmitter. MAXIM Technical Report, 2001.

compensation scheme for the reception of OFDM signals. IEEE Transactions on

Signal Processing, 49(10):2335 2344, 2001.

Hugo De Man, Joint Compensation of IQ imbalance and Frequency Offset in OFDM