一個在晶片網路上以優先權為基礎的輸出仲裁器

隨著晶片製程技術的進步，現今一個晶片上已可以容納超過一億個邏輯閘，因此晶片系統的設計將容許涵蓋數量龐大的矽智財核心，然而各個矽智財之間的訊息交換將會形成一項新的挑戰，因此近年晶片網路架構被提出，它提供一個具良好延伸性並且可靠的晶片通訊方式。二維網格拓樸架構在過去的晶片網路設計中被普遍的使用，因為它能使用簡單的路由演算法，並且具有好的網路延展性。低傳輸延遲已經成為網格晶片和傳輸架構上最重要的議題。而造成延遲的主要來源是網路的壅塞程度。在本篇論文中，我們偵測網路中是否有壅塞發生，並且使用以優先權為基礎的輸出仲裁器來消除網路壅塞。最後的實驗結果中顯示：在均勻分散式的流量測試環境下，能在網路開始達到飽和後降低20%以上的傳輸延遲。在熱點式的流量測試下，能在網路開始達到飽和後降低30%以上的傳輸延遲。最後在影像物件平面編碼器的流量測試下也能降低10%以上的傳輸延遲。在付出的額外面積成本方面，五個輸出仲裁器合起來多不到1%的面積成本。

關鍵字

晶片網路；晶片系統；網路壅塞；輸出仲裁器

並列摘要

With the development of deep submicron chip technology, a chip can pack more than a billion transistors nowadays. This capacity will allow the System-on-Chip (SoC) designs with a large amount of IP cores on a single chip. However, the inter-communication between IP cores becomes a new challenge. In recent years, Network-on-Chip (NoC) has been proposed to provide an on-chip communication infrastructure with better scalability and reliability. The 2D mesh is a very popular topology of previous NoC designs, because of the simplicity with designing its routing algorithm and network scalability. The low latency design is one of the most important issues to Network-on-Chip design and the implement of scalable communication structures. The congestion delay is the most important issue of latency. In this thesis, we propose a priority based output arbitration method to eliminate the congestion states of the NoC. By detecting and dispatching the packet requirements from different directions, the packets have different priorities. According to the priorities, the packets can pass the congested router in order. Simulation results demonstrate that the proposed method can reduce the transmission latency about 20% in uniformly distributed traffic and about 30% in hot-spot traffic in saturation point when compared with the conventional router. Moreover, in VOPD traffic, the proposed method can reduce latency more than 10% when the injection rate is greater than 11 (flits/nodes/cycle). In the router design, the new arbiter area overhead is less than 1%.

並列關鍵字

Network-on-Chip ； System-on-Chip ； Network congestion ； Output Arbiter

參考文獻

[2] W. J. Dally and B. Towles, "Route packets, not wires: on-chip interconnection networks," Design Automation Conference, 2001. Proceedings, vol., no., pp. 684-689, 2001.

[3] P. Guerrier and A. Greiner,, "A generic architecture for on-chip packet-switched interconnections ," Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings, vol., no., pp.250-256, 2000.

[4] F. Karim, A. Nguyen and S. Dey, "An interconnect architecture for networking systems on chips," Micro, IEEE, vol.22, no.5, pp. 36-45, Sep/Oct 2002.

[5] L. Benini, and G.D. Micheli eds., Networks on Chips: Technology and Tools, Morgan Kaufmann, 2006.

[6] K. Goossens, J. Dielissen, and A. Radulescu, "AEthereal network on chip: concepts, architectures, and implementations," Design & Test of Computers, IEEE, vol.22, no.5, pp. 414-421, Sept.-Oct. 2005.

國際替代計量

一個在晶片網路上以優先權為基礎的輸出仲裁器

全文下載

主題瀏覽