一個操作在高速的六位元動態折疊式快閃類比數位轉換器

A high-speed 6b Dynamic Folding Flash A/D Converter

陳泓霖(Hong-Lin Chen)

指導教授 ： 陳信樹

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2010年)

https://doi.org/10.6342/NTU.2010.03124

摘要

60G 寬頻無線通訊系統需要一個快速的 ADC(4-7 bits)。Flash ADC 被用在許多高速產品像收音機、光通訊、光學讀取頭和超寬頻無線接收器。本論文提出一個應用於高速的六位元動態折疊式快閃式類比數位轉換器設計。利用折疊把傳統快閃式類比數位轉換器所需的比較器數目大大減少，因此可以降低功率，且只消耗動態功率又不需校正的省電類比數位轉換器。並為了消除製程變異造成的誤差，我們採用電阻平均技術。
本晶片使用台積電 90-nm CMOS 製程製作，根據量測結果，本晶片在1GHz的轉換頻率下的DNL和INL分別為-0.6/+0.8LSB和-0.6/+0.8LSB，在輸入頻率為9.99MHz且工作在80MHz的轉換頻率下時，量測到的SNDR和SFDR分別為33.74dB和49.93dB，當輸入頻率為466.544MHz且工作在1GHz的轉換頻率時，其SNDR和SFDR分別為30.07dB和37.19dB，操作在1.2伏特電壓時功率消耗為25mW，全部的晶片面積大小為0.46mm^2，然而主動電路所占的面積只有0.07mm^2。

關鍵字

類比數位轉換器 ； 平均電阻網路 ； 摺疊型式 ； 快閃型式

並列摘要

Communication in the unlicensed frequency band around 60GHz requires a very fast ADC with low resolution (4-7 bits). Flash ADC offers the highest sampling rate, which is adapted in these high speed applications such as radio astronomy, optical communication, magnetic and optical read channels, and ultra-wideband wireless receivers. In this paper, we propose a high-speed Dynamic Folding Flash A/D Converter. Use of folding the traditional flash analog to digital converter comparator required substantially reduce the number, it can reduce the power, dynamic power consumption and does not need calibration type analog to digital converter. To alleviate random offset caused by process variation, resistive averaging technique is adopted.
This ADC is demonstrated in a standard 90-nm CMOS process. According to the measurement results, the prototype ADC exhibits a DNL of -0.6/+0.8LSB and an INL of -0.6/+0.8LSB at the sampling rate of 1GS/s. With 9.99MHz input frequency, the SNDR and SFDR achieve 33.74dB and 49.93dB at 80MS/s. The SNDR and SFDR are 30.07dB and 37.19dB at 1GS/s in 466.544MHz input frequency. The power consumption is 25mW at 1.2V supply. The active area is 0.07mm^2and whole chip with pads occupies 0.46mm^2.

並列關鍵字

Analog-to-digital conversion ； averaging network ； folding ； flash

參考文獻

[1] B. Nauta and A. G. W. Venes, “A 70MSample/s 110mW 8b CMOS Folding Interpolating A/D Converter, ” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1995, pp. 276-277.

[2] B. Verbruggen, J. Craninckx, M. Kuijk, P. Wambacq, and G. Van der Plas, “ A 2.2mW 5b 1.75GS/s Folding Flash ADC in 90nm Digital CMOS,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 252-253, Feb. 2008.

[3] K. Kattmann and J. Barrow, “A technique for reducing differential non-linearity errors in flash A/D converters,” in IEEE Int. Solid-State Circuits Conf. Dig.

[4] S. Park, Y. Palaskas, and M. P. Flynn, “A 4 GS/s 4b Flash ADC in 0.18 μm CMOS,” IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 1865–1872, Sep. 2007.

[5] G. Van der Plas, S. Decoutere, S. Donnay, “A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 566-567, Feb. 2006.