寬頻低相位雜訊數位控制振盪器與車用雙頻段駐波振盪器之設計與最佳化

Design and Optimization of Wide Tuning Range, Low Phase Noise Digitally-Controlled Oscillator and Automotive Dual-Band Standing-Wave Oscillator

林俊名(Chun-Ming Lin)

指導教授 ： 林坤佑

國立臺灣大學/電機資訊學院/電信工程學研究所/碩士(2018年)

https://doi.org/10.6342/NTU201804250

摘要

隨著時代的推近，積體電路的技術獲得了大幅的進步，無線通訊晶片的發展趨勢也朝著高度積體化、低成本、可支援多種通信標準的方向邁進。在一個射頻收發機裡必須要有一個可以產生高頻譜純度信號的頻率合成器，以避免調變後的信號干擾到鄰近通道以及信號雜訊比的降低。在頻率合成器裡，振盪器是一個非常關鍵的電路，其可調頻率範圍、相位雜訊表現、功率消耗對整體頻率合成器的特性有非常顯著的影響。
本篇論文針對兩種不同的應用設計了兩種振盪器結構。第一個電路以軟體定義無線電的應用為設計目標，在90 nm CMOS製程上實現了一個寬頻、低相位雜訊、高頻率解析度的數位控制振盪器。在開關式電容的架構上搭配提高頻率解析度和雜訊過濾的電路技術，達成了在1伏特的供電電壓下，可調頻率範圍8.14-11.9 GHz，直流電流9.4-24.5毫安培，頻率解析度230 Hz，並且量測到的相位雜訊介於-108.4和-115.4 dBc/Hz之間。此外，我們提出一個可以對寬頻低相位雜訊振盪器進行最佳化的設計技巧和方法，稱為Ceq-Ctune diagram。
第二個電路以未來自動化駕駛技術中所使用的汽車雷達系統為設計目標，在90nm CMOS製程上實現了一個具有靜電放電保護設計的24 GHz和77 GHz雙頻段數位控制駐波振盪器。在改良的駐波振盪器架構上採用DiCAD傳輸線作為頻率調整機制，達成了在1.2伏特的供電電壓下，可調頻率範圍20.6-22.4 GHz和76.1-77.1 GHz，直流電流6和14毫安培，並且量測到的相位雜訊介於-94.4和-103.2 dBc/Hz之間。

關鍵字

數位控制振盪器 ； 相位雜訊 ； 頻率解析度 ； 雜訊過濾 ； Ceq-Ctune diagram ； 雙頻段 ； 駐波振盪器 ； 靜電放電保護

並列摘要

As time progresses, the technology of integrated circuit gains a significant development. The trend of wireless communication chips is heading to high-level integration, low cost and capability of supporting multiple communication standards. In radio-frequency transceivers and receivers, it is necessary to have a frequency synthesizer that can generate high purity signals. High purity signal for carrier ensures the modulated signal against the out-band-emission and the reduction of signal-to-noise ratio. In a frequency synthesizer, the oscillator is a crucial building block, and its frequency tuning range, phase noise, power consumption have significant impacts on the overall performance of the system.
In this thesis, two oscillators for two different applications are designed. In the first circuit, an integrated wide tuning range, low phase noise and high frequency resolution digitally controlled oscillator (DCO) in 90 nm CMOS technology for software-defined radio (SDR) frequency synthesizers is presented. The switched capacitor equipped with fine frequency resolution and tail noise filtering techniques are adopted to achieve a wide frequency range from 8.14–11.90 GHz with power consumption varying from 9.4–24.5 mA under 1-V supply. The measured phase noise is −108.4 to −115.4 dBc/Hz at 1-MHz offset. The frequency tuning is controlled by 6-bit coarse-tuning, 6-bit mid-tuning, and 16-bit fine-tuning. The measured average frequency resolution is 230 Hz. Furthermore, a design technique what we term as Ceq-Ctune diagram and the methodology for designing wide tuning range and low phase noise oscillator in single core are also presented.
In the second circuit, an integrated 24 GHz and 77 GHz dual-band digitally-controlled standing wave oscillator with ESD protection design for the automotive radar system used in autonomous driving technology is presented. The modified standing wave oscillator topology equipped with digitally-controlled artificial dielectric (DiCAD) transmission line is adopted to achieve a dual band operation in 20.6–22.4 GHz and 76.1–77.1 GHz with power consumption of 6 mA and 14 mA under 1.2-V supply. The measured phase noise is −94.4 to −103.2 dBc/Hz at 1-MHz offset.

並列關鍵字

Digitally-controlled oscillator (DCO) ； phase noise ； frequency resolution ； Noise filtering ； Ceq-Ctune diagram ； dual-band ； Standing-wave oscillator (SWO) ； Digitally-controlled artificial dielectric(DiCAD) ； Electrostatic discharge (ESD) protection

參考文獻

[1] Z. El Alaoui Ismaili et al., “Very wide range frequency synthesizer architecture for avionic SDR applications,” in Proc. of IEEE ICUWB, Oct. 2015, pp. 796–799.

[2] Z.-D. Huang, F.-W. Kuo, W.-C. Wang, and C.-Y. Wu, “A 1.5 V 3 to 10 GHz 0.18 µm CMOS Frequency Synthesizer for MB-OFDM UWB Applications,” in Proc. of IEEE MTT-S International Microwave Symposium Digest, June 2008, pp. 229–232.

[3] A. Ismail and A. Abidi, “A 3.1 to 8.2 GHz Zero-IF Receiver and Direct Frequency Synthesizer in 0.18 µm SiGe BiCMOS for Mode-2 MBOFDM UWB Communication,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2573–2582, Dec. 2005.

[4] J. Chen, D. Huang, W. Li, J. Zou, and C. Li, “Wideband Fraction-N Frequency Synthesizer Design for Software-Defined Radio,” in Proc. of Wireless and Microwave Technology Conference (WAMICON2013), April 2013, pp. 1–6

[5] K. Raczkowski, N. Markulic, B. Hershberg, and J. Craninckx, “A 9.2−12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS with 280 fs RMS Jitter,” IEEE J. Solid-State Circuits, vol. PP, no. 99, pp. 1–11, 2015.