中心頻率可調之雙倍取樣帶通三角積分調變器

A Double Sampling Bandpass Delta-Sigma Modulator with Tunable Center Frequency

陳昌煥(Chang-Huan Chen)

指導教授 ： 郭建宏

淡江大學/工學院/電機工程學系碩士班/碩士(2005年)

https://doi.org/10.6846/TKU.2005.00263

摘要

帶通三角積分調變器廣泛的應用在中頻與射頻的通訊系統中。為了避免在zero IF 接收器的低頻雜訊和預防電路的不對稱性所造成的接受機性能變差，單一中頻架構的接收器是一個很好的選擇。訊號從接收端進來，然後降頻下來，因為製程變異有可能造成訊號變異，此時可調式帶通三角積分調變器是必須的，可以增加接收器的效能。連續時間的三角積分調變器可以藉著調整運算放大器的轉導來改變調變器的中心頻率。然而使用可調的連續時間三角積分調變器的電路，需要比較複雜的技術及額外的金錢。
因為電容誤差的比例較小，所以離散時間的三角積分調變器廣泛地被應用在窄頻寬的資料的轉換器。在本論文中，可調式帶通三角積分調變器使用一個變數來改變中心頻率來使調變器的效能更加完美。為了達到一個調變器中可調的調諧電器，必須利用複數的離散時間的訊號路徑來達到改變中心頻率的目的。為了達到中心頻率從五百萬赫茲改變到三千萬赫茲的大改變，電路的複雜性將會增加。
本論文提出一個可調式雙倍取樣帶通三角積分調變器，藉由外部的一個輸入來改變中心頻率。中心頻率可以從五百萬赫茲改變到三千萬赫茲在取樣頻率七千萬赫茲下。它的性能可能因此被透過微調中心頻率改進。這個調變器將使用製程為TSMC 0.35um 2P4M 實現。整體佈局面積為2.8×1.5 mm2。量測到的信號的動態範圍在二十萬赫茲頻寬下為68dB。電路整體的功率消耗為58mW 在供應電壓3.3V 下。

關鍵字

類比數位轉換器 ； 帶通 ； 調變器

並列摘要

A Bandpass ∆Σ modulators are widely used in inter-mediate frequency (IF) and radio frequency (RF) communication systems. In order to avoid the low frequency noise in zero IF receiver and prevent the mismatch of the circuits from degrading the receiver performance, the single IF architecture is a good candidate. Since the signal, which is received and down-converted, may be varied due to process variations, a tunable bandpass ∆Σ modulator is required to improve the performance of the receiver. There are so many efforts are devoted in tunable continuous-time (CT) ∆Σ modulator by the modifying the transconductance of OTA in the resonator. However, an elaborate tuning scheme and an additional cost are demanded in the tunable continuous-time ∆Σ modulator.
Since the mismatch among capacitors is very small, the SC ∆Σ modulators are popular in narrow band data converter. In this paper, a tunable bandpass ∆Σ modulator by one parameter only is adopted to optimize modulator performance. To achieve a tunable resonator in the modulator, a multiple path SC scheme is applied for the adjustments of the center frequency. A wide tuning range from 5MHz to 30MHz is preformed to demonstrate the flexibility of the modulator. Furthermore, a double sampling technique is used to relax the requirements of opamp performance.
A tunable switched-capacitor (SC) bandpass delta sigma (∆Σ) modulator using double sampling by one input parameter is proposed. The center frequency of the modulator can be varied from 5MHz to 30MHz at a sampling frequency of 70MHz. Its performance can be hence improved by fine tuning the center frequency. The purposed modulator was implemented in 0.35-µm 2P4M CMOS standard technology with the core area of 2.8×1.5 mm2. The measured dynamic range of 68dB within 200 kHz bandwidth can be achieved. Its power consumption is 58mW under a 3.3-V supply voltage.

並列關鍵字

ADC ； Bandpass ； Modulator

參考文獻

[2] D. A. Johns, K. Martin,“Analog Integrated Circuit Design,” John Wiley & Sons,Inc. 1997.

[5] P. Aziz, H Sorensen, and J. Spiegel, n overview of sigma-delta converter? IEEE Signal Processing Magazine, pp. 61-84, January 1996.

[6] J. C. Candy, “Decimation for delta-sigma modulation,” IEEE Trans. Commun.,vol. 34,pp. 72-76,January 1986.

[7] B. Boser and B. Wooley ,“The design of sigma-delta modulation anlog-to-digital converters,” IEEE J. of Solid-State Circuits,vol. SC-23,no. 6,pp. 1928-1308, December 1988.

[8] K. C. H. Chao, S. Nadeem, W. L. Lee, and C. G. Sodini , “A higher order topology for interpolative modualtor for oversampling A/D converters,” IEEE Trans. on Circuits and Systems Ⅱ, vol. CAS-37, pp. 309-318, March 1990.