針對快速掃描測試具有功率導向的X填入方法

X-Filling Methodology for Power-Aware At-Speed Scan Testing

陳宗塘(Tsung-Tang Chen)

指導教授 ： 嚴雨田

共同指導教授 ： 饒建奇(Jiann-Chyi Rau)

淡江大學/工學院/電機工程學系碩士班/碩士(2009年)

https://doi.org/10.6846/TKU.2009.01072

摘要

一個ATPG-based技術的設計針對的是在掃描測試期間降低移動功率和捕捉功率被提出來而不會有錯誤涵蓋率的衝突，這篇論文提出一個X填入的方法被稱作是 Adjacent Backtracing fill (AB-fill)。兩種技術在ATPG裡被探究，鄰填入和回朔填入法在 Adjacent Backtracing fill中被使用，這是可以結合在ATPG演算法中當提供第一個測試樣本到待測電路去的同時作降低捕捉功率。在快速掃描測試中經過我們的AB-fill，測試樣本將部分指定值或是全部指定值分配成有小部分的不確定值作為測試壓縮用，這樣出來的測試樣本是具有低功率的特性。實驗數據是針對 ISCAS’89電路且分別地秀出的是與之前所提出來的方法在捕捉功率上降的多。

關鍵字

X填入 ； 快速掃描測試 ； 低功率

並列摘要

ATPG-based technique for reducing shift and capture power during scan testing is presented without any influence on fault coverage. This paper presents an X-filling approach called Adjacent Backtracing fill (AB-fill). Adjacent Backtracing fill, in which both the adjacent and backtracing filling algorithm are used, is integrated in the ATPG algorithm to reduce capture power while feeding the first test pattern into CUT. After our AB-fill approach for at-speed scan testing, all of test patterns have assigned as partially-specified values with a small number of unknown value (x) bits as in test compression, and it is a low capture power and considering the shift power test pattern. Experimental results for ISCAS’89 benchmark circuits show that the proposed scheme respectively outperforms previous method in capture power.

並列關鍵字

X-filling ； At-Speed Scan Testing ； Low Power

參考文獻

[1] Y. Zorian, “A Distributed BIST Control Scheme for Complex VLSI Devices,” in Proc. IEEE VLSI Test Symp. (VTS’93), Atlantic City, NJ, USA, Apr. 6-8, 1993, pp. 4-9.

[2] P. Girad, “Survey of Low-Power Testing of VLSI Circuits,” IEEE Design & Test of Computers, vol. 19, no. 3, May/June, 2002, pp. 82-92.

[4] K. J. Lee, T. C. Huang, and J. J. Chen, “Peak-power reduction for multiple-scan circuits during test application,” in Proc. IEEE Asian Test Symp. (ATS’00), Taipei, Taiwan, Dec. 4-6, 2000, pp.453-458.

[7] P. Rosinger, B. M. Al-Hashimi, and N. Nicolici. “Scan Architecture with Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no.7, Jul. 2004. pp. 1142-1153.

[8] S. Gerstendorfer and H. J. Wunderlich, “Minimized Power Consumption for Scan-Based BIST,” in Proc. IEEE Int’l Test Conf. (ITC’99), Atlantic City, NJ, USA, Sept. 28-30, 1999, pp. 77-84.