非對稱雙處理器架構實現嵌入式語者辨識系統

本論文主要依據非對稱多處理器設計概念實現需要複雜訊號處理與決策流程的語者辨識系統。並提出針對語者辨識問題改良的類神經演算法，使用競爭式學習法，並在類神經的訓練過程中的後期，強調了小範圍內的總體特徵。訓練後的模型可成為小範圍內的群體聚集中心，目的是為了使競爭式學習法的類神經網路可以和使用統計模型計算參數通過機率，且又保持類神經網路擁有很高分類正確率的優點。系統實現部分包括：可程式系統晶片設計(SOPC)、平行計算機架構(Parallel Computer Architecture)、系統軟硬體共同設計(Hardware Software Co-design)、作業系統的驅動方法與資源管理機制等，系統中包含ARM處理器與可被FPGA合成的NIOS II處理器，借助兩顆處理器不同的優勢互補，達成系統效能的提升。依實驗結果針對語者辨識問題改良的類神經演算法，可承襲了向量量化低運算量的優點，更提高了訓練模型的辨別率，特別適合應用於運算處理能力與記憶體資源有限的嵌入式系統中。在經過雙處理器系統最佳化的系統分割後，系統可達成即時訊號處理的效能表現，並以語音辨識協同語者辨識達成雙重身份驗證機制，且有能力負擔複雜圖形使用者圖形介面。

關鍵字

語者辨識；軟硬體共設計；嵌入式系統

並列摘要

The main contribution of this thesis is to develop an embedded speaker recognition system with Asymmetric Multiprocessing architecture, and propose an improved ANN algorithm for speaker identification applications. Artificial Neural Network process emphasizes overall features with small area vocal signal characteristics. Improved ANN model can be used for estimated probabilities and provide a high speaker identification rate based on Learning Vector Quantization (LVQ) trained codebooks. System implementation tasks can be divided into to System on Programmable Chip design (SOPC), Parallel Computer Architecture and Hardware Software Co-design. The proposed system is implemented on ARM-based and NIOS II-based embedded platforms to perform the speaker recognition function. The strengths of different processors are implemented in order to improve the overall system performance. The experimental results show that the proposed improved ANN model gives a higher speaker identification and verification rate than the LVQ and GMM trained codebooks. The improved ANN model utilizes the low computational complexity of LVQ. This is important when the speaker identification is implemented on a computation limited embedded system. The system can reach the real time signal processing capability, while provide the capabilities of complicated GUI.

並列關鍵字

Speaker Recognition ； Hardware Software Co-Design ； Embedded System

參考文獻

[6]黃禎智，基於語者模型梅爾倒頻譜係數與類神經網路之主從式即時語者辨識系統，碩士論文，國立台北科技大學，自動化科技研究所，2005。

[1]Pravinkumar Premakanthan and Wasfy. B. Mikhael, “Speaker verification recognition and the importance of selective feature extraction: review,” Circuits and Systems, Dayton, OH, 14-17 Aug. 2001, pp.57-61

[2]J. Deller, J. Proakis and J. H. Hansen, Discrete-Time Processing of Speech Signal, Macmillan ,2000

[3]T. Kohonen, "The self-organizing map," Proceedings of the IEEE, Sep. 1990, Vol.78, no.9, pp.1464-1480.

[4]Jialong He, Li Liu, and G. Palm, "A discriminative training algorithm for VQ-based speaker identification," IEEE Transaction on Speech and Audio Processing, May. 1999, Vol. 7, no. 3 pp.353 – 356

國際替代計量

非對稱雙處理器架構實現嵌入式語者辨識系統

未授權

主題瀏覽