微型化寬頻共模抑制濾波器設計與分析

Analysis and Design of a Miniaturized Broadband Common-mode Suppression Filter

陳昱佐(Yu-Zuo Chen)

指導教授 ： 林丁丙

國立臺北科技大學/電資學院/電腦與通訊研究所/碩士(2013年)

https://doi.org/10.6841/NTUT.2013.00065

摘要

本論文主要目的為設計一微型化寬頻之共模濾波器，實現於印刷電路基板上，具有價格低廉且電路體積小之優點。藉由開槽式接地結構來達到濾除共模成分且透過共振器彼此間的耦合關係設計出較寬頻的共模抑制頻帶特性。在頻域分析，其差模插入損耗從低頻到高頻皆能維持在-3 dB以上，而共模插入損耗，以-15dB定義之下具有6 GHz以上的共模抑制頻寬並且我們也建立出此開槽式接地結構於共模濾波之等效電路模型。最後根據模擬與實驗結果可進一步證明本文所提出開槽式接地結構共模濾波器，能有效降低其共模雜訊的成分，同時還能維持良好的差模訊號完整性。

關鍵字

共模濾波器 ； 開槽式接地結構 ； 訊號完整性

並列摘要

In this thesis, we proposed a miniaturized broadband common-mode filter. The method of the proposed design is utilized by using defected ground structure (DGS) resonators with the mutual coupling effect between DGS resonators to achieve the broadband common-mode suppression. The proposed structure is etched the DGS resonators on ground plane below the differential signal pair which no additional circuit cost is needed by using the proposed design. For observing in the frequency domain analysis, the differential-mode insertion loss are all above -3 dB from DC to 10 GHz. For the common-mode insertion loss, a wide common-mode suppression bandwidth ( > 6 GHz) is achieved by using -15 dB definition. The equivalent circuit model of the proposed DGS resonators has also been constructed to predict the phenomenon of the common mode suppression. Finally, the result shows a good agreement between simulation and measurement. The results indicate that the proposed common-mode filter has broadband operation on common-mode suppression. In addition, it can maintaining the good signal integrity of differential signal pair.

並列關鍵字

common-mode filter ； defected ground structure(DGS) ； signal integrity

參考文獻

[5] 王晨光，使用矩形共振器架構於耦合線間改善遠端串音干擾與信號時序抖動，碩士論文，國立台北科技大學，台北，2011。

[1] M. S. Sharawi, “Practical issues in high speed PCB design,” IEEE Potentials, Vol. 23. No. 2, 24-27, Apr./May 2004.

[2] M. I. Montrose, EMC and the Printed Circuit Board: Design, Theory, and Layout Made Simple, IEEE Press, 1998.

[3] W. T. Huang, C. H. Lu, and D. B. Lin, “The optimal number and location of grounded vias to reduce crosstalk,” Progress In Electromagnetics Research, vol. 95, pp. 241-266, 2009.

[4] K. Lee, H. B. Lee, H. K. Jung, J. Y. Sim, and H. J. Park, “A serpentine guard trace to reduce the far-end crosstalk voltage and the crosstalk induced timing jitter of parallel microstrip lines,” IEEE Trans. Adv. Packag., vol. 31, no. 4, pp. 809-817, Nov. 2008.