透過您的圖書館登入
IP:3.145.158.23
  • 學位論文

使用指叉型電容架構於完全切開地平面之耦合線間改善信號品質及 遠端串音干擾

The Improvement of Signal Quality and Far-End Crosstalk for Coupled Microstrip Line Over a Completely Split Ground by Using Interdigital Capacitor

指導教授 : 林丁丙

摘要


在現代高速數位信號傳輸時,常需要將接地面作多個區塊的分割,最嚴重的情形甚至是將接地面整個切割開來,然而以訊號完整性角度而言,切割開來的部份卻會造成嚴重的訊號品質破壞及串音干擾的問題,我們提出使用指叉型電容架構的設計,利用位移電容的特性,在不需額外增加製造成本的情況下改善訊號品質及抑制遠端串音干擾,根據實驗的結果可以看出使用指叉型電容器架構與未使用架構下,在時域中其訊號品質上改善29.87%;而遠端串音干擾抑制了8.87%,而在眼圖的量測中,在位元率6 Gbps情況下其眼高的改善為59%,眼寬則增加7%,由實驗結果證明,我們所提出的指叉型電容器架構能節省製造成本並達到訊號品質的增強及遠端串音干擾抑制的效果。

並列摘要


In the modern generation of digitally high-speed data transmission, multiple power level demands may be required. In the view of signal integrity, the worst case is to cut completely a slit on the ground plane during traces traversing over because the scenario like that will lead to serious signal quality and crosstalk problems. So here we proposed one new solution to improve signal quality and far-end crosstalk (FEXT) by using interdigital capacitor. The basic working principle of this structure is by the property of the displacement capacitor and needs no extra components. The experimental results indicated that our solution could improve signal quality and reduce FEXT by 29.87% and 8.87% in the time domain, respectively. And the result of eye diagram under 6 Gbps bit rate also showed the improvement of eye height 59% and eye width 7%. The statement above showed that our design requires no extra components to improve signal quality and reduce FEXT.

參考文獻


[10] 王晨光,使用矩形共振器架構於耦合線間改善遠端串音干擾與信號時序抖動,碩士論文,國立台北科技大學電腦與通訊研究所,台北,2011。
[2] G. H. Shiue, C. Y. Chao, R. B. Wu, “Guard Trace Design for Improvement on Transient Waveforms and Eye Diagrams of Serpentine Delay Lines,” IEEE Trans. Adv. Packag., vol. 33, no. 4, pp. 1051-1060, Nov. 2010.
[3] B. D. Jarvis, “The effects of interconnections on high-speed logic circuits,” IEEE Trans. Electron. Comput., vol. 12, no. 5, pp. 476-487, Oct. 1963.
[5] J. Kim, H. Lee, and J. Kim, “Effects on signal integrity and radiated emission by split reference plane on high-speed multilayer printed circuit boards,” IEEE Trans. Adv. Packag., vol. 28, no. 11, pp. 724–735, Nov. 2005.
[7] H.-J. Liaw and H. Merkelo, “Signal integrity issues at split ground and power planes,” in Proc. 46th Electron. Comp. Technol. Conf., Orlando, FL, May 1996, pp. 752–755.

延伸閱讀