透過您的圖書館登入
IP:18.118.167.22
  • 學位論文

運用啞鈴形結構改善耦合微帶線的串音干擾和振鈴雜訊效應

To Reduce the Crosstalk of Microstrip Line Structure by Using Sumbbell-Shaped Guard Trace.

指導教授 : 林丁丙

摘要


在高速數位化系統中,任兩條相鄰的線容易因為電場和磁場的耦合,發生串音干擾的現象,此種現象對信號完整性來說,等同是加了一個非常大的干擾源,除了會破壞要傳遞原本的信號外,更會導致準位偏移,導致電路上的誤動作。本篇論文主要就是在加入一種新的架構於侵略線和受害者線中,使之能有效的隔絕任意兩條線之間的串音干擾。 本論文的另一個研究目標為降低振鈴雜訊,一般避免振鈴雜訊的處理方式為在防護線兩端加上終端電阻,或是加上短路灌孔,提供能量宣洩路徑。但是加上電阻會增加其生產成本,而增加短路灌孔除了成本之外,對布局走線的彈性影響更是巨大,本論文提出的方式可以有效的抑制振鈴雜訊,並且不需要增加終端電阻或是短路灌孔,對於真實應用上有其便利性和實用性。

並列摘要


For a digital high-speed system, base on the coupling of the electric and megnetic fields, crosstalk is a normal issue of any adjacent lines. For signal integrity, this phenomenon is equivalent to add a very large noise source. It'll destroy the signal quality, cause the level shift, and leading to a malfunction. In this paper, we adding a new architecture between aggressor lines and victim lines, so that isolated the crosstalk of any two lines. Another goal of this paper is reduce the ringing noise. The generally solution of avoid the ringing noise is add two resistor at both ends in the guard trace, or add two Via to ground, provide the catharsis path. That will increase the costs, and decrease the flexibility of layout. Our solution can suppress the ringing noise without resistor or Via hold. It's convenience and practicality for real applicaions.

參考文獻


[1] C. R. Paul, Introduction to Electromagnetic Compatibility, New York: John Wiley & Sons,2006,pp.559-751.
[3] B. D. Jarvis, "The effects of interconnections on high-speed logic circuits," IEEE Trans. Electron. Comput., vol. 12, no. 5,pp.476-487, Oct. 1963.
[5] I.Novak, B. Eged, and L. Hatvani, "Measurement by vector-network analyzer and simulation of crosstalk reduction on printed circuit boards with additional center traces," in Proc. Instrumentation Measurement Technol. Conf., Irvine, CA, May 1993, pp. 269-274
[9] Y. S. Cheng, W. D. Guo, C. P. Hung, R. B. Wu, and D. de Zutter, "Enhanced microstrip guard trace for ringing noise suppression using a dielectric superstrate," IEEE Trans. Adv. Packag., vol. 33, no. 4, pp.961-986, Nov. 2010.
[10] Thompson, M. and Fidler, J.K., " Determination of the impedance matching domain of impedance matching networks." Circuits and Systems I, vol. 51, no. 10, pp.2098-2106, Oct. 2004.

延伸閱讀