透過您的圖書館登入
IP:3.145.163.58
  • 學位論文

針對多對差動訊號線之寬頻共模抑制濾波器設計

Wideband Common-mode Suppression Filter Design for Multi Differential Signal Pairs

指導教授 : 林丁丙
若您是本文的作者,可授權文章由華藝線上圖書館中協助推廣。

摘要


本論文主要目的為設計一應用於多對差動訊號線之寬頻共模抑制濾波器,此結構藉由在差動訊號線下方建立開四分之一波長開槽式接地結構來達到抑制共模訊號,且透過在開槽式接地結構中之四分之一波長共振器彼此間的耦合關係設計出較寬頻的共模抑制頻帶特性。並實現於印刷電路基板上所以具有價格低廉和製作簡易,且此設計架構應用於多對差動訊號線下仍保有寬頻共模抑制之等優點。在頻域分析中,在一對差動訊號線下其差模插入損耗從低頻到高頻皆能維持在-3 dB以上,而共模插入損耗,以-15 dB定義之下具有4.2 GHz的共模抑制頻寬。為了快速預測我們所提出的寬頻共模抑制濾波器架構之電器特性,因此建立出此開槽式接地結構於共模濾波之等效電路模型。然後根據模擬與實驗之結果可證明本文所提出開槽式接地結構共模濾波器,在多對的差動訊號線下能有效降低其共模雜訊的成分,同時還能維持良好的差模訊號完整性。最後,藉由量測眼圖和時域/頻域的共模雜訊的結果驗證本論文設計的寬頻共模抑制濾波器設計與分析。

並列摘要


In this thesis, we proposed a wideband common-mode suppression filter for multi differential signal pairs. The method of the proposed design is utilized by using defected ground structure (DGS) of quarter-wavelength resonators with the mutual coupling effect between the quarter-wavelength resonators to achieve the wideband common-mode suppression. The proposed structure is fabricated on printed circuit board (PCB) with low coast and simple manufacture. In multi differential signal pairs, we still have an advantage of a wideband common-mode suppression. For observing one pair differential signal lines in the frequency domain analysis, the differential-mode insertion loss are all above -3 dB from DC to 10 GHz. For the common-mode insertion loss, a wide common-mode suppression bandwidth is 4.2 GHz by using -15 dB definition. The equivalent circuit model of the proposed DGS resonators has also been constructed to predict the phenomenon of the common mode suppression. Then, the result shows a good agreement between simulation and measurement. The results indicate that the proposed common-mode filter has broadband operation on common-mode suppression and multi differential signal pairs. In addition, it can maintaining the good signal integrity of differential signal pairs. Finally, by measuring eye diagrams and frequency domain results validate Wideband Common-mode Suppression Filter Design for Multi Differential Signal Pairs.

參考文獻


[5] 王晨光,使用矩形共振器架構於耦合線間改善遠端串音干擾與信號時序抖動,碩士論文,國立台北科技大學,台北,2011。
[1] M. S. Sharawi, “Practical issues in high speed PCB design,” IEEE Potentials, Vol. 23. No. 2, 24-27, Apr./May 2004.
[2] M. I. Montrose, EMC and the Printed Circuit Board: Design, Theory, and Layout Made Simple, IEEE Press, 1998.
[3] W. T. Huang, C. H. Lu, and D. B. Lin, “The optimal number and location of grounded vias to reduce crosstalk,” Progress In Electromagnetics Research, vol. 95, pp. 241-266, 2009.
[4] K. Lee, H. B. Lee, H. K. Jung, J. Y. Sim, and H. J. Park, “A serpentine guard trace to reduce the far-end crosstalk voltage and the crosstalk induced timing jitter of parallel microstrip lines,” IEEE Trans. Adv. Packag., vol. 31, no. 4, pp. 809-817, Nov. 2008.

延伸閱讀