透過您的圖書館登入
IP:18.191.194.2
  • 學位論文

具瓶頸漂移現象之迴流型流線生產應用層級式派工法則之模擬研究

The Simulation Study of Category-Based Dispatching Rule for Reentrant Flow Shop with Shifting Bottleneck

指導教授 : 吳國棟 張玉鈍
若您是本文的作者,可授權文章由華藝線上圖書館中協助推廣。

摘要


半導體製造產業作業複雜,製造方面依技術需求有迴流製程作業與設備機台昂貴等特性,在此生產環境中,生產排程規劃複雜許多。派工法則是一種方便且有效地協助排程規劃的常用手法,但於有迴流製程作業之生產環境,常伴隨有瓶頸問題,常用的瓶頸派工法則主要針對特定瓶頸站排程,一旦有新瓶頸發生,原先針對特定瓶頸站的派工法則的效果便立即會受到影響,使得生產績效較差。本研究利用模擬方式建構迴流型流線生產系統,考慮瓶頸漂移現象的發生,在每一個新瓶頸站使用層級式派工法則,決定工單加工的優先順序,而非瓶頸機台使用同族派工法則,以縮短生產週期時間,降低生產週期時間變異,減少設置次數。實驗結果顯示,本研究提出的考慮瓶頸漂移之層級式派工若與同族派工相比較,有顯著的改善,平均生產週期時間最高改善率為17.73%,生產週期變異最高改善率可達66.16%。若瓶頸漂移之層級式派工與特定站之層級式派工相比較,平均生產週期時間最高改善率為8.90%,生產週期變異最高改善率可達57.75%。

關鍵字

迴流 派工法則 瓶頸漂移 模擬

並列摘要


The manufacturing processes of semiconductor industry are known to be quite complex, Characteristics of reentrant processes and the costly equipment are present. The production scheduling and planning for the complicated processes in semiconductor industry is a challenging task. Dispatching rule is a convenient and common approach to assist scheduling and planning. However, the characteristics of reentrant processes in semiconductor industry often accompanies with bottlenecks. In the literature, the dispatching rules concerning bottleneck only consider the special bottleneck. When the bottlenecks shift during production cycles, the performance of these dispatching rules may decay. This research applies the simulation approach to construct the reentrant flow shop system and develop dispatching rule to treating shifting bottleneck. We adopt the category-based dispatching rule to set the priority of orders to reduce the mean cycle time, the variance of cycle time and the set up times. As the results, the category-based dispatching rule does show significant improvement compared to family-based dispatching. In different experiment scenarios, the biggest improvement rates of mean cycle time and the variance of cycle time are 17.73% and 66.16% respectively. On the other hand, the category-based dispatching considering the shifting bottleneck also has significant improvement compared to the category-based dispatching with the specific bottleneck. The biggest improvement rates of mean cycle time and the variance of cycle time are 8.9% and 57.75% respectively.

參考文獻


[14]楊燦隆,半導體測試廠應用派工法則之模擬研究,碩士論文,國立台北科技大學工業工程與管理研究所,台北,2008。
[1]C. C. Chern and Y. L., Liu, "Family-Based scheduling rules of a sequence-dependent wafer fabrication system," IEEE Transactions on Semiconductor Manufacturing, vol. 16, 2003, pp. 15-25.
[3]D. Meyersdorf and T. Yang, "Cycle time reduction for semiconductor wafer fabrication facilities," IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop, Foster City, 1997, pp. 418-423.
[4]吳鴻輝、李榮貴,「生產排程之重排程決策問題的文獻探討與分析」,中國工業工程學刊,第十四卷,1997,第147-158頁。
[5]S. H. Lu and P. R. Kumar, "Efficient Scheduling Policies to Reduce Mean and Variance of Cycle-Time in Semiconductor Manufacturing Plants," IEEE Transactions on Semiconductor Manufacturing, vol. 7, no. 3, 1994, pp. 374-388.

延伸閱讀