- 學位論文
高性能雙閘極覆蓋輕摻雜結合抬升式源汲極多晶矽薄膜電晶體之設計
High Performance Double Gate Poly-Si TFTs with Gate Overlapped Lightly Doped Drain and Raised Source Drain Design
若您是本文的作者，可授權文章由華藝線上圖書館中協助推廣。
延伸閱讀
- 王禮賜（2012）。多重溝槽式超級接面金氧半場效電晶體設計〔碩士論文，國立清華大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0016-0908201218204248
- 謝辰皓（2022）。具高介電金屬閘極之雙閘極多晶矽離子感測電晶體研究〔碩士論文，國立暨南國際大學〕。華藝線上圖書館。https://doi.org/10.6837/ncnu202200052
- 陳坤意、陳昱勳、陳慶育、卓政霖、謝靖恆、吳永俊、張廖貴術、巫勇賢（2016）。以堆疊式閘極介電層實現具有優異電流趨動能力與可靠度之高效能鰭式電晶體。國家奈米元件實驗室奈米通訊，23(2)，2-8。https://www.airitilibrary.com/Article/Detail?DocID=1029502x-201606-201606130008-201606130008-2-8
- Fu, C. S. (2016). Investigations on Enhancement-Mode AlGaN/AlN/GaN Heterosturcture Field-Effect Transistors with Different Gate Designs [master's thesis, Feng Chia University]. Airiti Library. https://doi.org/10.6341/fcu.M0301899
- Ali, M. A., Fozdar, M., Niazi, K. R., & Phadke, A. R. (2015). Optimal Placement of Static Compensators for Global Voltage Sag Mitigation and Power System Performance Improvement. Research Journal of Applied Sciences, Engineering and Technology, 10(5), 484-494. https://www.airitilibrary.com/Article/Detail?DocID=20407467-201506-201507170020-201507170020-484-494