一個置放後的可繞性分析器

A Post Placement Routability Analyzer

林詠捷(Yong-Jie Lin)

指導教授 ： 林榮彬

元智大學/資訊學院/資訊工程學系/碩士(2001年)

摘要

由於繞線的執行處於整個實體設計過程的後段，假如繞線的執行成效不佳，那麼我們先前所完成的步驟將不斷地反覆被執行，來改善繞線不佳的窘境。在這個反覆改善設計的過程當中，產品便會失去市場的先機。為了增加繞線的成功機率，我們應該及早進行繞線的規劃。在這篇論文當中，我們發展了一個簡單的置放後可繞性分析器。這個方法是基於計算每一個detailed routing graph vertex上的垂直方向繞線密度與水平方向繞線密度，其中當然也會考慮了繞線前障礙物所造成的影響，這些障礙物包括了邏輯元件的接腳與置放前之繞線。我們利用可繞性分析器來調整的晶片面積與繞線層數。根據實驗結果，我們觀察到我們的方法可以正確地預估最小晶片面積的繞線層數。然而截至目前為止，我們還是無法正確地調整出晶片面積使整個晶片得以完成繞線。

關鍵字

超大型積體電路實體設計 ； 佈局設計 ； 平面規劃 ； 置放 ； 繞線 ； 可繞性 ； 障礙物 ； 繞線層

並列摘要

Because routing is performed at the very end of the design process, if the routing of a design is badly performed, the design tasks previously done before routing may be iterated again to solve the routing problem. This often incurs a delay for time-to-market. In order to increase the probability of having a successful routing, routing planning should be performed early. This thesis develops a simple methodology to perform post placement routability analysis. The methodology is based on the vertical and horizontal wiring densities calculated for each of the detailed routing graph vertexes by taking into account the blockages formed by cell pins, prerouted wires, etc. The routability analyzer is used to tune chip area and the number of routing layers. The experimental results show that it can accurately estimate the number of routing layers for a chip but can not accurately predict the chip area. It is yet to find out an effective method to tune chip area.

並列關鍵字

VLSI physical design ； layout design ； floorplan ； placement ； route ； routability ； obstacle ； routing layer

參考文獻

[Che94] C.-L. E. Cheng, "RISA: accurate and efficient placement routability modeling," IEEE/ACM Int. Conf. on Computer-Aided Design, pp. 690-695, Nov. 1994.

[Che00] Q. Chen, J. A. Davis, P. Zarkesh-Ha, and J. D. Meindl, "A novel via blockage model and its implications," Proc. of the IEEE 2000 Int. Interconnect Technology Conf., pp. 15-17, June 2000.

[Dia99] E. Diaz-Alvarez and J. P. Krusius, "Probabilistic prediction of wiring demand and routing requirements for high density interconnect substrates," IEEE Trans. on Advanced Packaging, vol. 22, no. 4, pp. 642-648, Nov. 1999.

[Don79] W. E. Donath, "Placement and average interconnection lengths of computer logic," IEEE Trans. on Circuits and Systems, vol. CAS-26, no. 4, pp. 272-277, April 1979.

[Don81] W. E. Donath, "Wire length distribution for placements of computer logic," IBM J. Res. Develop., vol. 25, no. 3, pp. 152-155, May 1981.