- 學位論文
於多層單元之自旋轉移力矩隨機存取記憶體建立高能源效率之末級快取整合機制
Unifying Direct and Split Cache Designs on MLC STT-RAM Least-Level Cache for Energy Efficiency Boost
本文將於2024/06/01開放下載。若您希望在開放下載時收到通知，可將文章加入收藏。
延伸閱讀
- Hsu, P. Y. (2014). 超大型積體電路設計下，針對效能、功率、散熱之快取記憶體架構探索及設計最佳化 [doctoral dissertation, National Tsing Hua University]. Airiti Library. https://doi.org/10.6843/NTHU.2014.00628
- 李明治（2007）。使用多工器導向線性迴歸法對記憶體產生器建構具有外插能力之功率模型〔碩士論文，國立清華大學〕。華藝線上圖書館。https://doi.org/10.6843/NTHU.2007.00396
- Chang, I. H. (2016). 為多核心系統晶片整合三維堆疊可重組靜態存取記憶體所設計之改良型記憶體資源分配及資料擺置合成演算法 [master's thesis, National Chi Nan University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0020-0302201621363400
- Lu, P. J. (2020). 應用於多位元卷積神經網路以基於高輸入精度計算單元6T靜態隨機存取記憶體之記憶體內運算架構 [master's thesis, National Tsing Hua University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0016-0209202114064526
- Peng, C. H. (2010). Design of a Reconfigurable Cache for Low-Power Embedded Systems [master's thesis, National Chi Nan University]. Airiti Library. https://doi.org/10.6837/NCNU.2010.00243