適用於多輸入多輸出通訊系統之高傳輸率低複雜度軟性輸出球體解碼器

A High Throughput Low Complexity Soft-output Sphere Decoder for MIMO Communications

王曉淇(Hsiao-Chi Wang)

指導教授 ： 馬席彬

國立清華大學/電機資訊學院/電機工程學系/碩士(2009年)

https://doi.org/10.6843/NTHU.2009.00720

摘要

在這篇論文裡，我們推薦了一個具有高輸出率、固定複雜度的軟性輸出球體解碼器，並支援QPSK、16-QAM、64-QAM調變的4x4多輸入多輸出通訊系統。

為了達到軟性輸出，本論文提出了特定的搜尋樹演算法。隨著一些模擬的數據結果，可以修改原始硬性輸出的固定式球體解碼器(Fixed-complexity Sphere Decoder, FSD)的搜尋樹而成為具有軟性輸出的搜尋樹。和理想的球體解碼器相比，所提出的軟性輸出固定複雜度球體解碼器(Soft-output FSD, SFSD)有少許訊框錯誤率表現上的衰退(0.5dB)，但是得到的好處是得到固定的運算複雜度還有更適合用平行或是管線(pipeline)的硬體架構來實現。

除此之外，一個高傳輸率的硬體架構被提出來實現SFSD的演算法。球體解碼器的列舉部分透過一些設計來達到簡化。平行的硬體架構被採用來達成高傳輸率。許多的管線電路也被適當的插入硬體架構之中以達到高的運作時脈。這些設計都被採用來達成高傳輸率同時降低複雜度的目的。

最後，電路使用台積電的0.18um的製程和本實驗室特有的元件資料庫(Cell Library)進行合成。在經過合成後，所提出的硬體架構面積大約有100k的等效邏輯閘面積。等效的邏輯閘是最基本的NAND邏輯閘。最快傳輸率在16-QAM調變的時候可以達到120Mbps。而FPGA的擬真也同樣的完成以達到驗證所設計的電路是否真的能使用。於是一個高解碼表現、高傳輸率的軟性輸出MIMO偵測器完整的從本論文中提出。

關鍵字

多輸入多輸出 ； 球體解碼器

並列摘要

In this thesis, a high throughput fixed complexity soft-output sphere decoder supporting QPSK, 16-QAM, and 64-QAM modulation in the 4x4 MIMO system is proposed.

For achieving soft-output, the proposed tree search algorithm is presented. Some simulation results help to modify the tree search algorithm of the original fixed-complexity sphere decoder (FSD) for soft-output detection. Compared with the optimal soft-output sphere decoder, the proposed soft-output FSD (SFSD) has a little frame error rate (FER) degradation (0.5dB), but the benefit is that SFSD has fixed complexity and can suit to a parallel or full pipeline hardware design.

Moreover, a high throughput hardware architecture is proposed to implement the SFSD algorithm. A simplified enumeration method is proposed to reduce the hardware complexity. The parallel architecture is proposed to achieve high throughput. For the high clock frequency, many pipelines are inserted into the proposed architecture.

In addition, the proposed SFSD is implemented by the 0.18um CMOS cell-library of HP laboratory. The area of proposed hardware implementation is about 100k equivalent gates corresponding to the two-input drive-one NAND gate. The maximum throughput can reach to 120Mbps with 16-QAM modulation. Finally, the FPGA emulation is made to verify the proposed design is able to work. Then a high performance high throughput soft-output MIMO detector has completely accomplished in the thesis.

並列關鍵字

MIMO ； Sphere Decoder

參考文獻

[1] J. Hagenauer and P. Hoeher, “A Viterbi algorithm with soft-decision outputs and its

[3] C. E. Shannon, “A mathematical theory of communication,” Bell Labs Technical Journal,

[4] I. E. Telatar, “Capacity of multi-antenna Gaussian channels,” European Transactions on

Telecommunications, vol. 10, pp. 585-595, Nov. 1999.

[5] S. M. Alamouti, “A simple transmit diversity technique for wireless communications,”