應用於無線通訊系統與光通訊系統接受器之前端放大器

Pre-Amplifiers for Wireless and Optical Receivers

卓偉漢(Wei-Han Cho)

指導教授 ： 徐碩鴻

國立清華大學/電機資訊學院/電子工程研究所/碩士(2010年)

https://doi.org/10.6843/NTHU.2010.00497

摘要

In this thesis, five pre-amplifiers for communication systems are discussed regarding the design, simulation, and measurements. According to their applications, they can be separated into two wireless receiver pre-amplifiers and three optical receiver pre-amplifiers.
For wireless receiver pre-amplifiers, an ultra-low-power 24 GHz low noise amplifier is implemented. By the noise optimization technique with MMIN as the design guideline, the ultra-low-power 24 GHz low noise amplifier attains a peak gain of 9.2 dB and minimum noise figure of 3.7 dB. Under 1V supply voltage, the circuit consumes only 2.78 mW. Another wireless receiver pre-amplifier, transformer-feedback dual-gate 24 GHz LNA, adopts the dual-gate transistors with gate-source transformer-feedback matching network and drain-source transformer-feedback matching network. It achieves a peak gain of 9.5 dB and a minimum noise figure of 4.7 dB. It is worth mentioning that under only 9.38 mW power consumption, the transformer-feedback dual-gate 24 GHz LNA exhibits excellent linearity of a -6 dBm P1dB and a 2.3 dBm IIP3.
For optical receiver pre-amplifiers, by detailed analysis of the regulated cascode (RGC) current buffer and inverter-type TIA, a 7Gb/s low-power TIA with serial inductor peaking is implemented achieving a ZT of 51.4 dBΩ and a bandwidth of 4.6 GHz. In addition, a 5 Gb/s ultra-low-power inductorless TIA demonstrates a ZT of 56.5 dBΩ and a bandwidth of 3.0 GHz, and a 7.5 Gb/s low-power inductorless TIA attaining a ZT of 53.5 dBΩ and a bandwidth of 4.3 GHz.

關鍵字

低雜訊放大器 ； 雜訊最佳化 ； 雙閘極電晶體 ； 變壓器回授式匹配電路 ； RGC電流緩衝器 ； 反向器式轉阻放大器 ； 高速轉阻放大器

並列摘要

於此論文中，主要將探討五項通訊系統前端放大器之設計、模擬與量測，按照其應用可分為兩項無線通訊系統前端放大器與三項光通訊系統前端放大器。
在無線通訊系統前端放大器方面，此論文完成一項超低功率24 GHz低雜訊放大器(An ultra-low-power 24 GHz low-noise amplifier)。藉由以MMIN為準則之雜訊最佳化方法，其達成功率增益(Power gain) 9.2 dB、雜訊指數(Noise Figure) 3.7 dB，並且在1 V的供應電壓低下功耗僅2.78 mW。另一項變壓器回授式雙閘極24 GHz低雜訊放大器(A transformer-feedback dual-gate 24 GHz LNA)則採用雙閘極電晶體搭配閘極源極變壓器回授式匹配電路與汲極源極變壓器回授式匹配電路，達成9.5 dB功率增益與4.7 dB雜訊指數。值得一提的是，在僅9.38 mW功耗底下，其P1dB與IIP3分別為-6 dBm與2.3 dBm，展現了相當優良的線性度。
在光通訊系統前端放大器方面，藉由完整分析RGC(Regulated cascode)電流緩衝器與反向器式轉阻放大器(inverter-type TIA)，分別達成增益51.4 dBΩ與頻寬4.6 GHz之7 Gb/s低功率串聯電感轉阻放大器(7 Gb/s low-power TIA with serial inductor peaking)、增益56.5 dBΩ與頻寬3.0 GHz之5 Gb/s超低功率無電感轉阻放大器(5 Gb/s ultra-low-Power inductorless TIA)以及增益53.5 dBΩ與頻寬4.3 GHz之7.5 Gb/s低功率無電感轉阻放大器(7.5 Gb/s low-power inductorless TIA)。

並列關鍵字

LNA ； noise optimization ； dual-gate transistor ； transformer-feedback matching network ； RGC current buffer ； inverter-type TIA ； high speed TIA

參考文獻

[1] J. Goo et al, “A noise optimization technique for integrated low-noise amplifiers,”IEEE Journal of Solid-State Circuits, vol. 37, pp. 994-1002, Aug. 2002.

[2] A. Bevilacqua and A. M. Niknejad, “An ultrawideband CMOS low-noise amplifier for 3.1─10.6-GHz wireless receivers,” IEEE Journal of Solid-State Circuits, vol. 39, pp. 2259-68, Dec. 2004.

[3] Terry Yao et al, “Algorithmic design of CMOS LNAs and Pas for 60-GHz Radio,” IEEE Journal of Solid-State Circuits, vol. 42, no. 5, pp. 1044-57, May 2007.

[4] T. Nguyen et al., “CMOS low-noise amplifier design optimization techniques,” IEEE Transactions on Microwave Theory and Techniques, vol. 52, no. 5, pp. 1433-1442, May. 2004.

[5] Y. Lin, S. Hsu, J. Jin, and C. Chan, “A 3.1-10.6 GHz ultra-wideband CMOS low noise amplifier with current-reused technique,” IEEE Microwave Wireless Components Letters, vol. 17, no. 3, pp. 232-234, Mar. 2007.