- 學位論文
應用於三維寬位元晶片堆疊之資料警覺低擺幅電荷共享傳輸方案
A Data-Aware Charge-Sharing Based Low Swing TSV Transmission Scheme for 3D IC with Wide I/O
摘要
隨著電晶體製程依據摩爾定律不斷的演進，我們必須面對設計上的困難以及物理上的瓶頸，其中包含漏電流的增加、跑線的延遲與能量消耗以及生產良率的問題。目前最有潛力解決上述問題並且能有效增加密度以及效能的方法為三維晶片堆疊整合。三維晶片堆疊整合使用直通矽穿孔(Through Silicon Via,TSV)技術使得不同的晶片可以三維方式堆疊整合，但目前TSV技術仍有許多挑戰，包含直通矽穿孔的負載過重、製程變異過大導致效能不佳、直通矽穿孔的面積過大使得面積效益不彰、多層晶片的定址問題以及傳輸效率提升與頻寬之效能問題等等。於這些三維堆疊製程整合的重要議題中，本論文探討如何藉由電路設計減少三維傳輸的能量消耗、以提高傳輸效能以及合適的傳輸界面。 因此，在論文中我們提出了具非對稱性感測放大器之資料警覺低電壓電荷共享傳輸方案。其中資料警覺低電壓電荷共享傳輸方案能夠有效節省高負載TSV傳輸所消耗的能量，能夠依據傳輸的資料動態調整TSV上的電荷，以減少對TSV充電的量值，且在多層堆疊時能夠有效降低傳輸速度的損失。而非對稱性感測放大器可以解決傳統對稱型感測放大器所面臨參考點電壓選擇的問題，並且能降低感測資料所需的最小資料端電壓差距。 我們使用六十五奈米互補金氧半導體技術來設計一個由一千零二十四組傳輸電路組成的三維堆疊傳輸方案來驗證我們的想法，量測結果顯示傳輸效能可達到0.12 mW/Gbps。
並列摘要
With the evolution of MOS technology based on Moore’s Law, we have to face the difficulties on designing and the bottleneck on physics and materials including increasing leakage current, RC delays on wire routing and yield issue. 3D integration has the most potential to solve these problems by using Though Silicon Via (TSV) technology and providing outstanding performance and high density advantage at the same time. However, there are many challenges for TSV-based 3D IC such as bad energy efficiency due to large loading, multi layer addressing and large TSV pitch. Therefore, the capability of achieving low energy efficiency by circuit design for 3D IC is the main target of our works. In the thesis, we propose a Data-Aware Charge-Sharing Low Voltage Transmission Scheme with Asymmetric Sense Amplifier to reduce the power consumption and solve the Vref selecting problems for conventional symmetric sense amplifier. A 1kb I/O macro has been fabricated in 65nm CMOS technology to verify the ideas of this works. The measurement results demonstrate the functionality of this works and the energy efficiency can achieve to 0.12 mw/Gbps.