尿素感測器低電壓前置放大器及系統應用之設計研究

Design and System Application of Low-Voltage Front-end Circuitry for Urea Sensor

葉茂祥(Mao-Hsiang Yeh)

指導教授 ： 鍾文耀

中原大學/工學院/電子工程研究所/碩士(2002年)

https://doi.org/10.6840/cycu200200139

摘要

摘 要

本論文主要目的在完成尿素感測器系統之前置放大器與紅外線收發器的設計製作，並以類比前端電路、類比/數位轉換器、微控器和紅外線收發器整合的方式驗証尿素感測器系統。而前置放大器與紅外線收發器從了解原理、系統規格訂定、電路設計及模擬、實體佈局、佈局後模擬及晶片量測在本論文中均有詳述。

本研究利用酵素延伸閘場效電晶體進行尿素濃度感測，我們採用儀表放大器進行此類感測器的訊號讀出。因此，低電壓操作之類比前置電路是本論文研究之首要核心。而取出訊號亦提供給後段商用ADC0804之類比/數位轉換器以轉成數位訊號。為達到資料紅外線傳送接收及液晶顯示輸出，我們整合了AT89C51微處理機進行資料處理及傳輸協定，經紅外線收發器傳送與接收後送到LCD顯示器上。

本研究完成之尿素感測器內容共計有低電壓前置放大器，紅外線收發器。低電壓前置放大器的積體電路晶片實現是以UMC 0.5um CMOS DPDM的製程技術製作完成，而紅外線收發器的積體電路晶片實現是以TSMC 0.35um CMOS SPTM的製程技術製作完成。

關鍵字

尿素感測器 ； 紅外線收發器 ； 酵素延伸閘場效電晶體 ； 儀表放大器

並列摘要

ABSTRACT

The major objective of this thesis is to design and implement an front-end circuitry and IrDA transceiver with analog to digital converter (ADC) for enzyme extension gate field effect transistor (EEGFET) based urea meter applications. In order to show the data converted from ADC, the AT89C51 controller has been used to as an UART of IrDA transceivers, then display the measured data by LCD. Research approaches for VLSI design consideration and EEGFET sensor characterization are also given in this thesis.

The proposed urea meter system consists of four major modules, including analog signal readout module, A/D converter module, IrDA transceiver module, AT89C51 controller and LCD display module. 1.5V low-voltage instrumentation amplifier that is constructed by three 1.5V bulk-driven two-stage op amplifiers has been developed for EEGFET signal sensing module.

The implemented front-end circuitry of urea meter is fabricated with a 0.5um double-poly double-metal CMOS technology. And the IrDA transceiver is fabricated with a 0.35um single-poly tetra-metal CMOS technology.

並列關鍵字

EEGFET ； instrumentation amplifier. ； IrDA transceiver ； Urea meter

參考文獻

[12] Faramarz Bahmani, S. M. Fakhraie, and A. Khakifirooz, “A Rail-to-Rail, Constant-Gm, 1-Volt CMOS Opamp,” IEEE Int. Symp. Circuits and Systems, pp. 669-672, 2000.

[13] A. L. Coban, and P. E. Allen, “A 1.75 V rail-to-rail CMOS opamp,” IEEE Int. Symp. Circuit and Systems, pp. 497-500, 1994.

[14] S. Eduard, and G. Walter, “A high-impedance cascode circuit,’ IEEE J. Solid State Circuits, vol. 25, pp. 289-298, 1990.

[15] B. J. Blalock, and P. E. Allen, “A low voltage, bulk-driven MOSFET current mirror for CMOS technology,” IEEE Int. Symp. Circuits and Systems, pp. 1972-1975, 1995.

[16] F. Assaderaghi, et al., “A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation,” IEEE Int. Electron Device Meeting, pp.809-812, 1994.