合成線性非時變多埠的開路阻抗矩陣 網路與振盪器電路設計

The synthesis of the open-circuit impedance matrix network of a linear time-invariant multiport and the design of oscillator circuits

黃振權(Chen-Chuan Huang)

指導教授 ： 葉勝年 ； 侯俊禮

中原大學/工學院/電子工程研究所/博士(2007年)

https://doi.org/10.6840/CYCU.2007.00005

摘要

過去十餘年，由於電流式電路具有較大的信號頻寬、較高的迴轉率、較好的線性度、較少的電路複雜度、較寬的動態範圍及較低的功率消耗等優點，類比信號處理系統廣泛地在電流式領域被實現。於是， 電流式電路被視為除了傳統電壓式電路外之另一種方法。故在信號處理應用上開發多數新型高性能電路時扮演一個重要的角色。再者，具有輸入與輸出埠關係的電壓與電流變數所組成電流式主動元件，被證實較傳統運算放大器更富彈性與更為簡單。它們有著適合電流式與電壓式信號的運算的特性，所以很迅速地被研究人員所採納並視為在設計高性能電路的建構方塊。
此外，以最少之被動元件數及主動元件的架構在電路設計與應用上廣受注意，論文中也提到，振盪器不但使用最少之被動元件數且完全使用到電流差分緩衝放大器(Current Differencing Buffered Amplifier；CDBA)的所有端點。
除了以最少元件數設計電路外，信號流程圖表示法會比節點分析法較易被用來簡化多迴路電路冗長的分析。此論文也提出將已完全建立好的梅森公式中信號流程圖應用於多迴路振盪器。
最後，本文提出以第二代電流傳輸器(the second-generation Current Conveyor；CCII)、第三代電流傳輸器(the third-generation Current Conveyor；CCIII)、差動差分電流傳輸器(Differential Difference Current Conveyor；DDCC)及具有最小相位或非最小相位之轉換阻抗參數來合成的網路。
論文中提出的所有嶄新的技術，都經由計算機模擬與實驗量測驗證過，相信所提出的技術，提供了類比信號處理電路上新的設計領域與可行之道。此外，電流傳輸器電路、轉移函數及數值法均為現成可取得的，故可藉計算機自動設計。而高性能電流式主動元件與電路積體化研製的更進一步研究，則為未來將探討的主題。

關鍵字

開路阻抗矩陣網路與振盪器電路設計 ； 電流差分緩衝放大器 ； 信號流程圖表示法

並列摘要

For years, the realization of analog signal processing systems in the current domain provides advantages of wider signal bandwidth, higher slew-rate, better linearity, less circuit complexity, wider dynamic range and lower power consumption. Thus, current-mode approaches can be considered as an alternative choice aside from the traditional voltage-mode circuits. They play important roles in the development of many new high-performance circuits for signal processing applications. In addition, current-mode active devices, which comprise voltage and current variables in their port relations of input and output ports, have been proved to possess favorite balance of operational flexibility and simplicity over those conventional op-amp counterparts. They are suitable to operate with signals in current-mode and/or in voltage-mode, thus rapidly getting the acceptance of researchers as building blocks in high-performance circuit designs.
Moreover, the minimum passive component count and the active element performances have received wide attention in the circuit designs and applications. In this work, the oscillator circuits not only have minimum passive component count properties but also utilize all terminals of a unique active component CDBA (current differencing buffered amplifier).
In addition to the design with the minimum components, the signal flow graph representation is used to simplify the cumbersome analysis of a multi-loop circuit rather than the familiar nodal analysis method. This paper also presents a criterion from the well-known Mason’s formula for multi-loop oscillator in terms of signal flow graphs.
Finally, a synthetic network using second-generation current conveyors (CCIIs), third-generation current conveyors (CCIIIs) and differential difference current conveyors (DDCCs) is proposed here, with each transfer impedance parameter being either minimum- or nonminimum-phase.
All the new techniques presented in this dissertation have been verified through computer simulations or experimental measurements. It is believed that the proposed techniques provide promising approaches and new scope for the design of analog signal processing circuits. Certainly, one can design it automatically with computer since the current conveyor circuits, the transfer functions and numerical methods are available. Further research on high-performance implementations of the current-mode active devices and circuits in monolithic technology is the subject of the future study.

並列關鍵字

CDBA (current differencing buffered amplifier) ； oscillator circuits ； signal flow graph representation ； open-circuit impedance matrix network of a linear time-

參考文獻

[2] M. M. Khellah, and M. I. Elmasry, “A low-power high-performance current-mode multiport SRAM,” IEEE Trans. VLSI Syst., 9, pp. 590-598, 2001.

[3] M. W. Allam, and M. I. Elmasry, “Dynamic current mode logic (DyCML), a new low-power high-performance logic family,” IEEE Proc. CICC, pp. 421-424, 2000.

[4] A. Tanable, M. Umetani, I. Fujiwara, T. Ogura, K. Kataoka, M. Okihara, H. Sakuraba, T. Endoh, and F. Masuoka, “0.18um CMOS 10Gb/s multiplexer/demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation,” IEEE J. Solid-State Circuits, 36, pp. 988-996, 2001.

[6] B. Wilson, “Recent developments in current conveyors and current-mode circuits,” IEE Proc. G, 137, pp.63-77, 1990.

[7] A. F. Arbel, and L. Goldminz, “Output stage of current-mode feedback amplifiers, theory and applications,” Analog Integrated Circuits and Signal Processing, 2, pp.243-255, 1992.