閘極接地的N型金氧半場效電晶體通常使用於靜電放電保護元件,可是其電流不均勻分布的問題會降低靜電放電防護效能,閘極耦合技術藉由增加閘極電壓及降低第一次崩潰點電壓促使放電電流均勻分布。因為閘極耦合方式有閘極過壓問題之弱點,所以提出基底和閘級觸發方式以克服閘極過壓的問題,基底和閘級觸發結構除了改善閘極過壓問題之外,其佈局面積相較於閘極耦合方式只需三分之一,接著我們更進一步研究利用電阻電容反向器之金氧半電路來分辨靜電放電脈衝以及驅動N型金氧半靜電元件,電阻電容反相器之基底和閘級觸發N型金氧半電路之二次崩潰點電流為2.95安培,相較於閘極接地的N型金氧半電路改善了約58%,相較於電阻電容反相器之閘極耦合以及電阻電容之閘極耦合電路,電阻電容反相器之基底和閘級觸發N型金氧半電路有更快的閘極電壓反應速度、更高的二次崩潰點電流以及避免了閘極過壓問題。
Grounded-gate NMOS devices are commonly used for ESD protection but its non-uniform current distribution problem will reduce its ESD performance. Gate-coupling technique that increases the gate bias and reduces the voltage of first trigger point enables uniform ESD current distribution. Because the gate-coupling style still has its weakness of gate over-driving problem. A substrate-and-gate-triggering style is proposed to overcome the over-driving problem. Substrate-and-gate-triggering structure not only improve the over-driving problem, its layout area consumption is only 1/3 smaller than that of gate-coupling technique. we further investigates an ESD detection circuit which uses an RC inverter with a MOS structure to distinguish the ESD pulse and drives this NMOS clamping device. The second breakdown current of the RC-inv-SGTNMOS is 2.95A which is almost 58% improvement from the GGNMOS case. As compared with the RC-inv-GCNMOS and RC-GCNMOS styles, the RC-inv-SGTNMOS has faster drain voltage response time and also a higher second breakdown current value without gate over-driving effect.