功率消耗模型及模組設計最佳化運用在積分三角類比數位轉換器

Power Consumptions Model and Model-based Design Optimization for Sigma-Delta Modulators

黃瑞祺(Ray-Chie Huang)

指導教授 ： 陳福川

國立交通大學/電機學院/電機與控制工程系所/碩士(2009年)

https://doi.org/10.6842/NCTU.2009.00958

摘要

傳統的積分三角類比數位轉換器系統設計是一個相當耗時的工作，需要不斷的嘗試各種系統參數，以達到所需要的解析度以及功率消耗要求。本篇論文分析了積分三角類比數位轉換器的主要雜訊來源與非線性特性所造成的失真問題。藉由分析推導出的失真功率模型、雜訊功率模型及絕對功率消耗模型，並以訊號對雜訊和失真比(SNDR)來當作我們的設計規格，以做最佳化的設計。此最佳化設計意指在某特定系統規格下，找到一組最佳化的系統參數，使得類比數位轉換器的功率消耗最小以及訊號對雜訊和失真比最大，並節省龐大制定系統參數的時間成本。最後我們將針對已發表的設計結果來做驗證的工作。雖然現今已存在相當多行為模擬工具以自動化制定系統參數，但相較之下，本論文所提出的數學式最佳化方法將快上許多。

關鍵字

積分三角 ； 靜態功率 ； 動態功率

並列摘要

The conventional sigma-delta ADC system design is a time consuming process and needs much trials and errors with system parameters(GBW, OSR and Bit…etc ) to meet the specific specifications(signal bandwidth, SNDR). This paper analyze the mainly noise sources and nonlinear distortions. Utilizing the noise power models, nonlinear distortion power models and accurate power consumption models derived in this paper, and the assigned signal to noise and distortion ratio (SNDR) to be the design goal, we can forward to do design optimization under the specific specifications. Design optimization means that under the specific specifications, we find a set of optimal design parameters such that the power consumption of ADCs is minimum and SNDR is maximum, and reduce the huge time-cost to set up the circuit specifications. Finally, design optimization is tested against a published design result. Although design automation issues have been partially addressed by recent behavior- simulation–based methods, yet such methods can be slower than our analytical approach far.

並列關鍵字

Sigma-Delta ； Static Power ； Dynamic Power

參考文獻

[1] Shahriar Rab, “A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS,” IEEE J. Solid-State Circuit, vol. 32, NO. 6,Jun. 1997

[2] Mohamed Dessouky and Andreas Kaiser, “Very low-voltage digital-audio ΔΣ modulator with 88-dBdynamic range using local switch bootstrapping,” IEEE J. Solid-State Circuit, vol. 36, NO. 3, Ma. 2001

[3] Noura Ben Ameur, “Design of Efficient Digital Interpolation Filters and Sigma-Delta Modulator for Audio DAC,” International Conference on Design & Technology of Integrated Systems in Nanoscale Era. 2008

[4] Min Gyu Kim, “A 0.9 V 92 dB Double-Sampled Switched-RCDelta-Sigma Audio ADC,” IEEE J. Solid-State Circuit, vol. 43, NO. 5, May. 2008

[5] Hsin-Liang Chen, Yi-Sheng Lee, and Jen-Shiun Chiang, “Low Power Sigma Delta Modulator with Dynamic Biasing for Audio Applications,” IEEE J. Solid-State Circuit, vol. 43, NO. 5,May. 2007