應用於H.264/AVC視訊解碼器之低功耗反整數轉換

Design of A Low Power Inverse Integer Transform for H.264/AVC Decoding Applications

王英杰(Huseyin Demirkaya)

指導教授 ： 李鎮宜

國立交通大學/電機學院/電子工程系所/碩士(2011年)

https://doi.org/10.6842/NCTU.2011.00484

摘要

In this thesis, we adopted various new fast butterfly algorithms and hardware architectures for low power Inverse Integer Transform (IIT) in H.264/AVC Main/High Profile video decoding. In our new fast algorithms we use matrix decomposition method to reduce the complexity of inverse integer transforms to reduce the power consumption, hardware cost and raise hardware efficiency in H.264/AVC Main/High Profile video decoding. Matrix decomposition utilizes the permutation matrices. The proposed design supports 4x4, 2x2/4x4 Hadamard and 8x8 inverse transforms.
We integrate the same parts of the three transforms to reduce the power consumption and hardware area and the cost. Finally, we can use the proposed hardware design to handle the video coding with the 1080 HD @30fps and also QFHD @30fps video format, and our hardware architectures which is used the new fast butterfly algorithms, power consumption for 4x4, Hadamard, and 8x8 inverse integer transform are 56.45μW, 46.85μW, 0.21mW, respectively. Thus, our design’s power consumption and hardware cost are smaller when comparing to previous works and also our designs just needs only 5.1% work time for the transforms. Then we have 94.9% rest time to support the other functions of the H.264/AVC. Thus, the proposed architecture has the capability to achieve the real-time processing of 1080 HD and QFHD @ 30fps video coding.

關鍵字

應用於H.264/AVC視訊解碼器之低功耗反整數轉換

並列摘要

In this thesis, we adopted various new fast butterfly algorithms and hardware architectures for low power Inverse Integer Transform (IIT) in H.264/AVC Main/High Profile video decoding. In our new fast algorithms we use matrix decomposition method to reduce the complexity of inverse integer transforms to reduce the power consumption, hardware cost and raise hardware efficiency in H.264/AVC Main/High Profile video decoding. Matrix decomposition utilizes the permutation matrices. The proposed design supports 4x4, 2x2/4x4 Hadamard and 8x8 inverse transforms.
We integrate the same parts of the three transforms to reduce the power consumption and hardware area and the cost. Finally, we can use the proposed hardware design to handle the video coding with the 1080 HD @30fps and also QFHD @30fps video format, and our hardware architectures which is used the new fast butterfly algorithms, power consumption for 4x4, Hadamard, and 8x8 inverse integer transform are 56.45μW, 46.85μW, 0.21mW, respectively. Thus, our design’s power consumption and hardware cost are smaller when comparing to previous works and also our designs just needs only 5.1% work time for the transforms. Then we have 94.9% rest time to support the other functions of the H.264/AVC. Thus, the proposed architecture has the capability to achieve the real-time processing of 1080 HD and QFHD @ 30fps video coding.

並列關鍵字

inverse integer transform,H.264

參考文獻

[4] D.Marpe, T. Wiegand, and S. Gordon, “H.264/MPEG4-AVC fidelity range extensions: Tools, profiles, performance, and application areas,” IEEE International Conference of Image Processing, pp. I-593-I-596, Sep. 2005.

[5] T. C. Wang et al., “Parallel 4x4 2D transform and inverse transform architecture for MPEG-4 AVC/H.264,” IEEE International Symposium on Circuits and Systems, pp.800-803, May 2003.

[6] C. P. Fan “Efficient Fast 1-D 8x8 Inverse Integer Transform for VC-1 Application,” IEEE Transactions on Circuits and Systems for Video Technology, vol.19, no.4, pp.584-590, April 2009.

[7] W. Hwangbo, J. Kim and C.M. Kyung, “A Multi Transform Architecture for H.264/AVC High-Profile Coders, IEEE international transactions on multimedia, Vol. 12, No.3, pp.157-167, Apr. 2010.

[8] G. A. Su, “Low-Cost Hardware Sharing Architecture of Fast 1-D Inverse Transforms for H.264/AVC and AVS Applications,” IEEE Transactions on Circuits and Systems, Part II, vol.55, no.12, pp.1249-1253, Dec. 2008.